mirror of
				https://github.com/torvalds/linux.git
				synced 2025-11-04 02:30:34 +02:00 
			
		
		
		
	fpga: dfl-pci: Add IDs for Intel N6000, N6001 and C6100 cards
Add pci_dev_table entries supporting the Intel N6000, N6001 and C6100 cards to the dfl-pci driver. Signed-off-by: Matthew Gerlach <matthew.gerlach@linux.intel.com> Signed-off-by: Tianfei Zhang <tianfei.zhang@intel.com> Tested-by: Marco Pagani <marpagan@redhat.com> Reviewed-by: Tom Rix <trix@redhat.com> Acked-by: Wu Hao <hao.wu@intel.com> Acked-by: Xu Yilun <yilun.xu@intel.com> Link: https://lore.kernel.org/r/20220719145644.242481-1-matthew.gerlach@linux.intel.com Signed-off-by: Xu Yilun <yilun.xu@intel.com>
This commit is contained in:
		
							parent
							
								
									568035b01c
								
							
						
					
					
						commit
						65f5c01033
					
				
					 1 changed files with 18 additions and 0 deletions
				
			
		| 
						 | 
					@ -77,12 +77,18 @@ static void cci_pci_free_irq(struct pci_dev *pcidev)
 | 
				
			||||||
#define PCIE_DEVICE_ID_INTEL_PAC_D5005		0x0B2B
 | 
					#define PCIE_DEVICE_ID_INTEL_PAC_D5005		0x0B2B
 | 
				
			||||||
#define PCIE_DEVICE_ID_SILICOM_PAC_N5010	0x1000
 | 
					#define PCIE_DEVICE_ID_SILICOM_PAC_N5010	0x1000
 | 
				
			||||||
#define PCIE_DEVICE_ID_SILICOM_PAC_N5011	0x1001
 | 
					#define PCIE_DEVICE_ID_SILICOM_PAC_N5011	0x1001
 | 
				
			||||||
 | 
					#define PCIE_DEVICE_ID_INTEL_DFL		0xbcce
 | 
				
			||||||
 | 
					/* PCI Subdevice ID for PCIE_DEVICE_ID_INTEL_DFL */
 | 
				
			||||||
 | 
					#define PCIE_SUBDEVICE_ID_INTEL_N6000		0x1770
 | 
				
			||||||
 | 
					#define PCIE_SUBDEVICE_ID_INTEL_N6001		0x1771
 | 
				
			||||||
 | 
					#define PCIE_SUBDEVICE_ID_INTEL_C6100		0x17d4
 | 
				
			||||||
 | 
					
 | 
				
			||||||
/* VF Device */
 | 
					/* VF Device */
 | 
				
			||||||
#define PCIE_DEVICE_ID_VF_INT_5_X		0xBCBF
 | 
					#define PCIE_DEVICE_ID_VF_INT_5_X		0xBCBF
 | 
				
			||||||
#define PCIE_DEVICE_ID_VF_INT_6_X		0xBCC1
 | 
					#define PCIE_DEVICE_ID_VF_INT_6_X		0xBCC1
 | 
				
			||||||
#define PCIE_DEVICE_ID_VF_DSC_1_X		0x09C5
 | 
					#define PCIE_DEVICE_ID_VF_DSC_1_X		0x09C5
 | 
				
			||||||
#define PCIE_DEVICE_ID_INTEL_PAC_D5005_VF	0x0B2C
 | 
					#define PCIE_DEVICE_ID_INTEL_PAC_D5005_VF	0x0B2C
 | 
				
			||||||
 | 
					#define PCIE_DEVICE_ID_INTEL_DFL_VF		0xbccf
 | 
				
			||||||
 | 
					
 | 
				
			||||||
static struct pci_device_id cci_pcie_id_tbl[] = {
 | 
					static struct pci_device_id cci_pcie_id_tbl[] = {
 | 
				
			||||||
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_PF_INT_5_X),},
 | 
						{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_PF_INT_5_X),},
 | 
				
			||||||
| 
						 | 
					@ -96,6 +102,18 @@ static struct pci_device_id cci_pcie_id_tbl[] = {
 | 
				
			||||||
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_PAC_D5005_VF),},
 | 
						{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_PAC_D5005_VF),},
 | 
				
			||||||
	{PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5010),},
 | 
						{PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5010),},
 | 
				
			||||||
	{PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5011),},
 | 
						{PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5011),},
 | 
				
			||||||
 | 
						{PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL,
 | 
				
			||||||
 | 
								PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6000),},
 | 
				
			||||||
 | 
						{PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF,
 | 
				
			||||||
 | 
								PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6000),},
 | 
				
			||||||
 | 
						{PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL,
 | 
				
			||||||
 | 
								PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6001),},
 | 
				
			||||||
 | 
						{PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF,
 | 
				
			||||||
 | 
								PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6001),},
 | 
				
			||||||
 | 
						{PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL,
 | 
				
			||||||
 | 
								PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_C6100),},
 | 
				
			||||||
 | 
						{PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF,
 | 
				
			||||||
 | 
								PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_C6100),},
 | 
				
			||||||
	{0,}
 | 
						{0,}
 | 
				
			||||||
};
 | 
					};
 | 
				
			||||||
MODULE_DEVICE_TABLE(pci, cci_pcie_id_tbl);
 | 
					MODULE_DEVICE_TABLE(pci, cci_pcie_id_tbl);
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
		Reference in a new issue