mirror of
				https://github.com/torvalds/linux.git
				synced 2025-11-04 10:40:15 +02:00 
			
		
		
		
	x86: Fix comment for X86_FEATURE_ZEN
The feature X86_FEATURE_ZEN implies that the CPU based on Zen microarchitecture. Call this out explicitly in the comment. Signed-off-by: Wyes Karny <wyes.karny@amd.com> Signed-off-by: Dave Hansen <dave.hansen@linux.intel.com> Tested-by: Zhang Rui <rui.zhang@intel.com> Link: https://lkml.kernel.org/r/9931b01a85120a0d1faf0f244e8de3f2190e774c.1654538381.git-series.wyes.karny@amd.com
This commit is contained in:
		
							parent
							
								
									aebef63cf7
								
							
						
					
					
						commit
						6f33a9daff
					
				
					 1 changed files with 1 additions and 1 deletions
				
			
		| 
						 | 
					@ -219,7 +219,7 @@
 | 
				
			||||||
#define X86_FEATURE_IBRS		( 7*32+25) /* Indirect Branch Restricted Speculation */
 | 
					#define X86_FEATURE_IBRS		( 7*32+25) /* Indirect Branch Restricted Speculation */
 | 
				
			||||||
#define X86_FEATURE_IBPB		( 7*32+26) /* Indirect Branch Prediction Barrier */
 | 
					#define X86_FEATURE_IBPB		( 7*32+26) /* Indirect Branch Prediction Barrier */
 | 
				
			||||||
#define X86_FEATURE_STIBP		( 7*32+27) /* Single Thread Indirect Branch Predictors */
 | 
					#define X86_FEATURE_STIBP		( 7*32+27) /* Single Thread Indirect Branch Predictors */
 | 
				
			||||||
#define X86_FEATURE_ZEN			( 7*32+28) /* "" CPU is AMD family 0x17 or above (Zen) */
 | 
					#define X86_FEATURE_ZEN			(7*32+28) /* "" CPU based on Zen microarchitecture */
 | 
				
			||||||
#define X86_FEATURE_L1TF_PTEINV		( 7*32+29) /* "" L1TF workaround PTE inversion */
 | 
					#define X86_FEATURE_L1TF_PTEINV		( 7*32+29) /* "" L1TF workaround PTE inversion */
 | 
				
			||||||
#define X86_FEATURE_IBRS_ENHANCED	( 7*32+30) /* Enhanced IBRS */
 | 
					#define X86_FEATURE_IBRS_ENHANCED	( 7*32+30) /* Enhanced IBRS */
 | 
				
			||||||
#define X86_FEATURE_MSR_IA32_FEAT_CTL	( 7*32+31) /* "" MSR IA32_FEAT_CTL configured */
 | 
					#define X86_FEATURE_MSR_IA32_FEAT_CTL	( 7*32+31) /* "" MSR IA32_FEAT_CTL configured */
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
		Reference in a new issue