mirror of
https://github.com/torvalds/linux.git
synced 2025-10-31 08:38:45 +02:00
1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
259 lines
5.9 KiB
C
259 lines
5.9 KiB
C
/*
|
|
* Workbit NinjaSCSI-32Bi/UDE PCI/CardBus SCSI Host Bus Adapter driver
|
|
* I/O routine
|
|
*
|
|
* This software may be used and distributed according to the terms of
|
|
* the GNU General Public License.
|
|
*/
|
|
|
|
#ifndef _NSP32_IO_H
|
|
#define _NSP32_IO_H
|
|
|
|
static inline void nsp32_write1(unsigned int base,
|
|
unsigned int index,
|
|
unsigned char val)
|
|
{
|
|
outb(val, (base + index));
|
|
}
|
|
|
|
static inline unsigned char nsp32_read1(unsigned int base,
|
|
unsigned int index)
|
|
{
|
|
return inb(base + index);
|
|
}
|
|
|
|
static inline void nsp32_write2(unsigned int base,
|
|
unsigned int index,
|
|
unsigned short val)
|
|
{
|
|
outw(val, (base + index));
|
|
}
|
|
|
|
static inline unsigned short nsp32_read2(unsigned int base,
|
|
unsigned int index)
|
|
{
|
|
return inw(base + index);
|
|
}
|
|
|
|
static inline void nsp32_write4(unsigned int base,
|
|
unsigned int index,
|
|
unsigned long val)
|
|
{
|
|
outl(val, (base + index));
|
|
}
|
|
|
|
static inline unsigned long nsp32_read4(unsigned int base,
|
|
unsigned int index)
|
|
{
|
|
return inl(base + index);
|
|
}
|
|
|
|
/*==============================================*/
|
|
|
|
static inline void nsp32_mmio_write1(unsigned long base,
|
|
unsigned int index,
|
|
unsigned char val)
|
|
{
|
|
volatile unsigned char *ptr;
|
|
|
|
ptr = (unsigned char *)(base + NSP32_MMIO_OFFSET + index);
|
|
|
|
writeb(val, ptr);
|
|
}
|
|
|
|
static inline unsigned char nsp32_mmio_read1(unsigned long base,
|
|
unsigned int index)
|
|
{
|
|
volatile unsigned char *ptr;
|
|
|
|
ptr = (unsigned char *)(base + NSP32_MMIO_OFFSET + index);
|
|
|
|
return readb(ptr);
|
|
}
|
|
|
|
static inline void nsp32_mmio_write2(unsigned long base,
|
|
unsigned int index,
|
|
unsigned short val)
|
|
{
|
|
volatile unsigned short *ptr;
|
|
|
|
ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + index);
|
|
|
|
writew(cpu_to_le16(val), ptr);
|
|
}
|
|
|
|
static inline unsigned short nsp32_mmio_read2(unsigned long base,
|
|
unsigned int index)
|
|
{
|
|
volatile unsigned short *ptr;
|
|
|
|
ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + index);
|
|
|
|
return le16_to_cpu(readw(ptr));
|
|
}
|
|
|
|
static inline void nsp32_mmio_write4(unsigned long base,
|
|
unsigned int index,
|
|
unsigned long val)
|
|
{
|
|
volatile unsigned long *ptr;
|
|
|
|
ptr = (unsigned long *)(base + NSP32_MMIO_OFFSET + index);
|
|
|
|
writel(cpu_to_le32(val), ptr);
|
|
}
|
|
|
|
static inline unsigned long nsp32_mmio_read4(unsigned long base,
|
|
unsigned int index)
|
|
{
|
|
volatile unsigned long *ptr;
|
|
|
|
ptr = (unsigned long *)(base + NSP32_MMIO_OFFSET + index);
|
|
|
|
return le32_to_cpu(readl(ptr));
|
|
}
|
|
|
|
/*==============================================*/
|
|
|
|
static inline unsigned char nsp32_index_read1(unsigned int base,
|
|
unsigned int reg)
|
|
{
|
|
outb(reg, base + INDEX_REG);
|
|
return inb(base + DATA_REG_LOW);
|
|
}
|
|
|
|
static inline void nsp32_index_write1(unsigned int base,
|
|
unsigned int reg,
|
|
unsigned char val)
|
|
{
|
|
outb(reg, base + INDEX_REG );
|
|
outb(val, base + DATA_REG_LOW);
|
|
}
|
|
|
|
static inline unsigned short nsp32_index_read2(unsigned int base,
|
|
unsigned int reg)
|
|
{
|
|
outb(reg, base + INDEX_REG);
|
|
return inw(base + DATA_REG_LOW);
|
|
}
|
|
|
|
static inline void nsp32_index_write2(unsigned int base,
|
|
unsigned int reg,
|
|
unsigned short val)
|
|
{
|
|
outb(reg, base + INDEX_REG );
|
|
outw(val, base + DATA_REG_LOW);
|
|
}
|
|
|
|
static inline unsigned long nsp32_index_read4(unsigned int base,
|
|
unsigned int reg)
|
|
{
|
|
unsigned long h,l;
|
|
|
|
outb(reg, base + INDEX_REG);
|
|
l = inw(base + DATA_REG_LOW);
|
|
h = inw(base + DATA_REG_HI );
|
|
|
|
return ((h << 16) | l);
|
|
}
|
|
|
|
static inline void nsp32_index_write4(unsigned int base,
|
|
unsigned int reg,
|
|
unsigned long val)
|
|
{
|
|
unsigned long h,l;
|
|
|
|
h = (val & 0xffff0000) >> 16;
|
|
l = (val & 0x0000ffff) >> 0;
|
|
|
|
outb(reg, base + INDEX_REG );
|
|
outw(l, base + DATA_REG_LOW);
|
|
outw(h, base + DATA_REG_HI );
|
|
}
|
|
|
|
/*==============================================*/
|
|
|
|
static inline unsigned char nsp32_mmio_index_read1(unsigned long base,
|
|
unsigned int reg)
|
|
{
|
|
volatile unsigned short *index_ptr, *data_ptr;
|
|
|
|
index_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + INDEX_REG);
|
|
data_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + DATA_REG_LOW);
|
|
|
|
writeb(reg, index_ptr);
|
|
return readb(data_ptr);
|
|
}
|
|
|
|
static inline void nsp32_mmio_index_write1(unsigned long base,
|
|
unsigned int reg,
|
|
unsigned char val)
|
|
{
|
|
volatile unsigned short *index_ptr, *data_ptr;
|
|
|
|
index_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + INDEX_REG);
|
|
data_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + DATA_REG_LOW);
|
|
|
|
writeb(reg, index_ptr);
|
|
writeb(val, data_ptr );
|
|
}
|
|
|
|
static inline unsigned short nsp32_mmio_index_read2(unsigned long base,
|
|
unsigned int reg)
|
|
{
|
|
volatile unsigned short *index_ptr, *data_ptr;
|
|
|
|
index_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + INDEX_REG);
|
|
data_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + DATA_REG_LOW);
|
|
|
|
writeb(reg, index_ptr);
|
|
return le16_to_cpu(readw(data_ptr));
|
|
}
|
|
|
|
static inline void nsp32_mmio_index_write2(unsigned long base,
|
|
unsigned int reg,
|
|
unsigned short val)
|
|
{
|
|
volatile unsigned short *index_ptr, *data_ptr;
|
|
|
|
index_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + INDEX_REG);
|
|
data_ptr = (unsigned short *)(base + NSP32_MMIO_OFFSET + DATA_REG_LOW);
|
|
|
|
writeb(reg, index_ptr);
|
|
writew(cpu_to_le16(val), data_ptr );
|
|
}
|
|
|
|
/*==============================================*/
|
|
|
|
static inline void nsp32_multi_read4(unsigned int base,
|
|
unsigned int reg,
|
|
void *buf,
|
|
unsigned long count)
|
|
{
|
|
insl(base + reg, buf, count);
|
|
}
|
|
|
|
static inline void nsp32_fifo_read(unsigned int base,
|
|
void *buf,
|
|
unsigned long count)
|
|
{
|
|
nsp32_multi_read4(base, FIFO_DATA_LOW, buf, count);
|
|
}
|
|
|
|
static inline void nsp32_multi_write4(unsigned int base,
|
|
unsigned int reg,
|
|
void *buf,
|
|
unsigned long count)
|
|
{
|
|
outsl(base + reg, buf, count);
|
|
}
|
|
|
|
static inline void nsp32_fifo_write(unsigned int base,
|
|
void *buf,
|
|
unsigned long count)
|
|
{
|
|
nsp32_multi_write4(base, FIFO_DATA_LOW, buf, count);
|
|
}
|
|
|
|
#endif /* _NSP32_IO_H */
|
|
/* end */
|