mirror of
https://github.com/torvalds/linux.git
synced 2025-11-04 02:30:34 +02:00
dd24df6570
- Stop reprogramming the MC, the vbios already does this in asic_init - Reduce internal gart to 256M (this does not affect the ttm GTT pool size) - Initial support for huge pages - Rework bo migration logic - Lots of improvements for vega10 - Powerplay fixes - Additional Raven enablement - SR-IOV improvements - Bug fixes - Code cleanup * 'drm-next-4.14' of git://people.freedesktop.org/~agd5f/linux: (138 commits) drm/amdgpu: fix header on gfx9 clear state drm/amdgpu: reduce the time of reading VBIOS drm/amdgpu/virtual_dce: Remove the rmmod error message drm/amdgpu/gmc9: disable legacy vga features in gmc init drm/amdgpu/gmc8: disable legacy vga features in gmc init drm/amdgpu/gmc7: disable legacy vga features in gmc init drm/amdgpu/gmc6: disable legacy vga features in gmc init (v2) drm/radeon: Set depth on low mem to 16 bpp instead of 8 bpp drm/amdgpu: fix the incorrect scratch reg number on gfx v6 drm/amdgpu: fix the incorrect scratch reg number on gfx v7 drm/amdgpu: fix the incorrect scratch reg number on gfx v8 drm/amdgpu: fix the incorrect scratch reg number on gfx v9 drm/amd/powerplay: add support for 3DP 4K@120Hz on vega10. drm/amdgpu: enable huge page handling in the VM v5 drm/amdgpu: increase fragmentation size for Vega10 v2 drm/amdgpu: ttm_bind only when user needs gpu_addr in bo pin drm/amdgpu: correct clock info for SRIOV drm/amdgpu/gmc8: SRIOV need to program fb location drm/amdgpu: disable firmware loading for psp v10 drm/amdgpu:fix gfx fence allocate size ...
578 lines
16 KiB
C
578 lines
16 KiB
C
/*
|
|
* Copyright 2008 Advanced Micro Devices, Inc.
|
|
* Copyright 2008 Red Hat Inc.
|
|
* Copyright 2009 Jerome Glisse.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Dave Airlie
|
|
* Alex Deucher
|
|
* Jerome Glisse
|
|
*/
|
|
#include <drm/drmP.h>
|
|
#include <drm/drm_crtc_helper.h>
|
|
#include <drm/radeon_drm.h>
|
|
#include "radeon_reg.h"
|
|
#include "radeon.h"
|
|
#include "atom.h"
|
|
|
|
#include <linux/pm_runtime.h>
|
|
|
|
#define RADEON_WAIT_IDLE_TIMEOUT 200
|
|
|
|
/**
|
|
* radeon_driver_irq_handler_kms - irq handler for KMS
|
|
*
|
|
* @int irq, void *arg: args
|
|
*
|
|
* This is the irq handler for the radeon KMS driver (all asics).
|
|
* radeon_irq_process is a macro that points to the per-asic
|
|
* irq handler callback.
|
|
*/
|
|
irqreturn_t radeon_driver_irq_handler_kms(int irq, void *arg)
|
|
{
|
|
struct drm_device *dev = (struct drm_device *) arg;
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
irqreturn_t ret;
|
|
|
|
ret = radeon_irq_process(rdev);
|
|
if (ret == IRQ_HANDLED)
|
|
pm_runtime_mark_last_busy(dev->dev);
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Handle hotplug events outside the interrupt handler proper.
|
|
*/
|
|
/**
|
|
* radeon_hotplug_work_func - display hotplug work handler
|
|
*
|
|
* @work: work struct
|
|
*
|
|
* This is the hot plug event work handler (all asics).
|
|
* The work gets scheduled from the irq handler if there
|
|
* was a hot plug interrupt. It walks the connector table
|
|
* and calls the hotplug handler for each one, then sends
|
|
* a drm hotplug event to alert userspace.
|
|
*/
|
|
static void radeon_hotplug_work_func(struct work_struct *work)
|
|
{
|
|
struct radeon_device *rdev = container_of(work, struct radeon_device,
|
|
hotplug_work.work);
|
|
struct drm_device *dev = rdev->ddev;
|
|
struct drm_mode_config *mode_config = &dev->mode_config;
|
|
struct drm_connector *connector;
|
|
|
|
/* we can race here at startup, some boards seem to trigger
|
|
* hotplug irqs when they shouldn't. */
|
|
if (!rdev->mode_info.mode_config_initialized)
|
|
return;
|
|
|
|
mutex_lock(&mode_config->mutex);
|
|
list_for_each_entry(connector, &mode_config->connector_list, head)
|
|
radeon_connector_hotplug(connector);
|
|
mutex_unlock(&mode_config->mutex);
|
|
/* Just fire off a uevent and let userspace tell us what to do */
|
|
drm_helper_hpd_irq_event(dev);
|
|
}
|
|
|
|
static void radeon_dp_work_func(struct work_struct *work)
|
|
{
|
|
struct radeon_device *rdev = container_of(work, struct radeon_device,
|
|
dp_work);
|
|
struct drm_device *dev = rdev->ddev;
|
|
struct drm_mode_config *mode_config = &dev->mode_config;
|
|
struct drm_connector *connector;
|
|
|
|
/* this should take a mutex */
|
|
list_for_each_entry(connector, &mode_config->connector_list, head)
|
|
radeon_connector_hotplug(connector);
|
|
}
|
|
/**
|
|
* radeon_driver_irq_preinstall_kms - drm irq preinstall callback
|
|
*
|
|
* @dev: drm dev pointer
|
|
*
|
|
* Gets the hw ready to enable irqs (all asics).
|
|
* This function disables all interrupt sources on the GPU.
|
|
*/
|
|
void radeon_driver_irq_preinstall_kms(struct drm_device *dev)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
unsigned long irqflags;
|
|
unsigned i;
|
|
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
/* Disable *all* interrupts */
|
|
for (i = 0; i < RADEON_NUM_RINGS; i++)
|
|
atomic_set(&rdev->irq.ring_int[i], 0);
|
|
rdev->irq.dpm_thermal = false;
|
|
for (i = 0; i < RADEON_MAX_HPD_PINS; i++)
|
|
rdev->irq.hpd[i] = false;
|
|
for (i = 0; i < RADEON_MAX_CRTCS; i++) {
|
|
rdev->irq.crtc_vblank_int[i] = false;
|
|
atomic_set(&rdev->irq.pflip[i], 0);
|
|
rdev->irq.afmt[i] = false;
|
|
}
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
/* Clear bits */
|
|
radeon_irq_process(rdev);
|
|
}
|
|
|
|
/**
|
|
* radeon_driver_irq_postinstall_kms - drm irq preinstall callback
|
|
*
|
|
* @dev: drm dev pointer
|
|
*
|
|
* Handles stuff to be done after enabling irqs (all asics).
|
|
* Returns 0 on success.
|
|
*/
|
|
int radeon_driver_irq_postinstall_kms(struct drm_device *dev)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
|
|
if (ASIC_IS_AVIVO(rdev))
|
|
dev->max_vblank_count = 0x00ffffff;
|
|
else
|
|
dev->max_vblank_count = 0x001fffff;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* radeon_driver_irq_uninstall_kms - drm irq uninstall callback
|
|
*
|
|
* @dev: drm dev pointer
|
|
*
|
|
* This function disables all interrupt sources on the GPU (all asics).
|
|
*/
|
|
void radeon_driver_irq_uninstall_kms(struct drm_device *dev)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
unsigned long irqflags;
|
|
unsigned i;
|
|
|
|
if (rdev == NULL) {
|
|
return;
|
|
}
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
/* Disable *all* interrupts */
|
|
for (i = 0; i < RADEON_NUM_RINGS; i++)
|
|
atomic_set(&rdev->irq.ring_int[i], 0);
|
|
rdev->irq.dpm_thermal = false;
|
|
for (i = 0; i < RADEON_MAX_HPD_PINS; i++)
|
|
rdev->irq.hpd[i] = false;
|
|
for (i = 0; i < RADEON_MAX_CRTCS; i++) {
|
|
rdev->irq.crtc_vblank_int[i] = false;
|
|
atomic_set(&rdev->irq.pflip[i], 0);
|
|
rdev->irq.afmt[i] = false;
|
|
}
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
|
|
/**
|
|
* radeon_msi_ok - asic specific msi checks
|
|
*
|
|
* @rdev: radeon device pointer
|
|
*
|
|
* Handles asic specific MSI checks to determine if
|
|
* MSIs should be enabled on a particular chip (all asics).
|
|
* Returns true if MSIs should be enabled, false if MSIs
|
|
* should not be enabled.
|
|
*/
|
|
static bool radeon_msi_ok(struct radeon_device *rdev)
|
|
{
|
|
/* RV370/RV380 was first asic with MSI support */
|
|
if (rdev->family < CHIP_RV380)
|
|
return false;
|
|
|
|
/* MSIs don't work on AGP */
|
|
if (rdev->flags & RADEON_IS_AGP)
|
|
return false;
|
|
|
|
/*
|
|
* Older chips have a HW limitation, they can only generate 40 bits
|
|
* of address for "64-bit" MSIs which breaks on some platforms, notably
|
|
* IBM POWER servers, so we limit them
|
|
*/
|
|
if (rdev->family < CHIP_BONAIRE) {
|
|
dev_info(rdev->dev, "radeon: MSI limited to 32-bit\n");
|
|
rdev->pdev->no_64bit_msi = 1;
|
|
}
|
|
|
|
/* force MSI on */
|
|
if (radeon_msi == 1)
|
|
return true;
|
|
else if (radeon_msi == 0)
|
|
return false;
|
|
|
|
/* Quirks */
|
|
/* HP RS690 only seems to work with MSIs. */
|
|
if ((rdev->pdev->device == 0x791f) &&
|
|
(rdev->pdev->subsystem_vendor == 0x103c) &&
|
|
(rdev->pdev->subsystem_device == 0x30c2))
|
|
return true;
|
|
|
|
/* Dell RS690 only seems to work with MSIs. */
|
|
if ((rdev->pdev->device == 0x791f) &&
|
|
(rdev->pdev->subsystem_vendor == 0x1028) &&
|
|
(rdev->pdev->subsystem_device == 0x01fc))
|
|
return true;
|
|
|
|
/* Dell RS690 only seems to work with MSIs. */
|
|
if ((rdev->pdev->device == 0x791f) &&
|
|
(rdev->pdev->subsystem_vendor == 0x1028) &&
|
|
(rdev->pdev->subsystem_device == 0x01fd))
|
|
return true;
|
|
|
|
/* Gateway RS690 only seems to work with MSIs. */
|
|
if ((rdev->pdev->device == 0x791f) &&
|
|
(rdev->pdev->subsystem_vendor == 0x107b) &&
|
|
(rdev->pdev->subsystem_device == 0x0185))
|
|
return true;
|
|
|
|
/* try and enable MSIs by default on all RS690s */
|
|
if (rdev->family == CHIP_RS690)
|
|
return true;
|
|
|
|
/* RV515 seems to have MSI issues where it loses
|
|
* MSI rearms occasionally. This leads to lockups and freezes.
|
|
* disable it by default.
|
|
*/
|
|
if (rdev->family == CHIP_RV515)
|
|
return false;
|
|
if (rdev->flags & RADEON_IS_IGP) {
|
|
/* APUs work fine with MSIs */
|
|
if (rdev->family >= CHIP_PALM)
|
|
return true;
|
|
/* lots of IGPs have problems with MSIs */
|
|
return false;
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_init - init driver interrupt info
|
|
*
|
|
* @rdev: radeon device pointer
|
|
*
|
|
* Sets up the work irq handlers, vblank init, MSIs, etc. (all asics).
|
|
* Returns 0 for success, error for failure.
|
|
*/
|
|
int radeon_irq_kms_init(struct radeon_device *rdev)
|
|
{
|
|
int r = 0;
|
|
|
|
spin_lock_init(&rdev->irq.lock);
|
|
|
|
/* Disable vblank irqs aggressively for power-saving */
|
|
rdev->ddev->vblank_disable_immediate = true;
|
|
|
|
r = drm_vblank_init(rdev->ddev, rdev->num_crtc);
|
|
if (r) {
|
|
return r;
|
|
}
|
|
|
|
/* enable msi */
|
|
rdev->msi_enabled = 0;
|
|
|
|
if (radeon_msi_ok(rdev)) {
|
|
int ret = pci_enable_msi(rdev->pdev);
|
|
if (!ret) {
|
|
rdev->msi_enabled = 1;
|
|
dev_info(rdev->dev, "radeon: using MSI.\n");
|
|
}
|
|
}
|
|
|
|
INIT_DELAYED_WORK(&rdev->hotplug_work, radeon_hotplug_work_func);
|
|
INIT_WORK(&rdev->dp_work, radeon_dp_work_func);
|
|
INIT_WORK(&rdev->audio_work, r600_audio_update_hdmi);
|
|
|
|
rdev->irq.installed = true;
|
|
r = drm_irq_install(rdev->ddev, rdev->ddev->pdev->irq);
|
|
if (r) {
|
|
rdev->irq.installed = false;
|
|
flush_delayed_work(&rdev->hotplug_work);
|
|
return r;
|
|
}
|
|
|
|
DRM_INFO("radeon: irq initialized.\n");
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_fini - tear down driver interrupt info
|
|
*
|
|
* @rdev: radeon device pointer
|
|
*
|
|
* Tears down the work irq handlers, vblank handlers, MSIs, etc. (all asics).
|
|
*/
|
|
void radeon_irq_kms_fini(struct radeon_device *rdev)
|
|
{
|
|
if (rdev->irq.installed) {
|
|
drm_irq_uninstall(rdev->ddev);
|
|
rdev->irq.installed = false;
|
|
if (rdev->msi_enabled)
|
|
pci_disable_msi(rdev->pdev);
|
|
flush_delayed_work(&rdev->hotplug_work);
|
|
}
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_sw_irq_get - enable software interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @ring: ring whose interrupt you want to enable
|
|
*
|
|
* Enables the software interrupt for a specific ring (all asics).
|
|
* The software interrupt is generally used to signal a fence on
|
|
* a particular ring.
|
|
*/
|
|
void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev, int ring)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
if (atomic_inc_return(&rdev->irq.ring_int[ring]) == 1) {
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_sw_irq_get_delayed - enable software interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @ring: ring whose interrupt you want to enable
|
|
*
|
|
* Enables the software interrupt for a specific ring (all asics).
|
|
* The software interrupt is generally used to signal a fence on
|
|
* a particular ring.
|
|
*/
|
|
bool radeon_irq_kms_sw_irq_get_delayed(struct radeon_device *rdev, int ring)
|
|
{
|
|
return atomic_inc_return(&rdev->irq.ring_int[ring]) == 1;
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_sw_irq_put - disable software interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @ring: ring whose interrupt you want to disable
|
|
*
|
|
* Disables the software interrupt for a specific ring (all asics).
|
|
* The software interrupt is generally used to signal a fence on
|
|
* a particular ring.
|
|
*/
|
|
void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev, int ring)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
if (atomic_dec_and_test(&rdev->irq.ring_int[ring])) {
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_pflip_irq_get - enable pageflip interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @crtc: crtc whose interrupt you want to enable
|
|
*
|
|
* Enables the pageflip interrupt for a specific crtc (all asics).
|
|
* For pageflips we use the vblank interrupt source.
|
|
*/
|
|
void radeon_irq_kms_pflip_irq_get(struct radeon_device *rdev, int crtc)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (crtc < 0 || crtc >= rdev->num_crtc)
|
|
return;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
if (atomic_inc_return(&rdev->irq.pflip[crtc]) == 1) {
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_pflip_irq_put - disable pageflip interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @crtc: crtc whose interrupt you want to disable
|
|
*
|
|
* Disables the pageflip interrupt for a specific crtc (all asics).
|
|
* For pageflips we use the vblank interrupt source.
|
|
*/
|
|
void radeon_irq_kms_pflip_irq_put(struct radeon_device *rdev, int crtc)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (crtc < 0 || crtc >= rdev->num_crtc)
|
|
return;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
if (atomic_dec_and_test(&rdev->irq.pflip[crtc])) {
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_enable_afmt - enable audio format change interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @block: afmt block whose interrupt you want to enable
|
|
*
|
|
* Enables the afmt change interrupt for a specific afmt block (all asics).
|
|
*/
|
|
void radeon_irq_kms_enable_afmt(struct radeon_device *rdev, int block)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
rdev->irq.afmt[block] = true;
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_disable_afmt - disable audio format change interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @block: afmt block whose interrupt you want to disable
|
|
*
|
|
* Disables the afmt change interrupt for a specific afmt block (all asics).
|
|
*/
|
|
void radeon_irq_kms_disable_afmt(struct radeon_device *rdev, int block)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
rdev->irq.afmt[block] = false;
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_enable_hpd - enable hotplug detect interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @hpd_mask: mask of hpd pins you want to enable.
|
|
*
|
|
* Enables the hotplug detect interrupt for a specific hpd pin (all asics).
|
|
*/
|
|
void radeon_irq_kms_enable_hpd(struct radeon_device *rdev, unsigned hpd_mask)
|
|
{
|
|
unsigned long irqflags;
|
|
int i;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
for (i = 0; i < RADEON_MAX_HPD_PINS; ++i)
|
|
rdev->irq.hpd[i] |= !!(hpd_mask & (1 << i));
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_disable_hpd - disable hotplug detect interrupt
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @hpd_mask: mask of hpd pins you want to disable.
|
|
*
|
|
* Disables the hotplug detect interrupt for a specific hpd pin (all asics).
|
|
*/
|
|
void radeon_irq_kms_disable_hpd(struct radeon_device *rdev, unsigned hpd_mask)
|
|
{
|
|
unsigned long irqflags;
|
|
int i;
|
|
|
|
if (!rdev->ddev->irq_enabled)
|
|
return;
|
|
|
|
spin_lock_irqsave(&rdev->irq.lock, irqflags);
|
|
for (i = 0; i < RADEON_MAX_HPD_PINS; ++i)
|
|
rdev->irq.hpd[i] &= !(hpd_mask & (1 << i));
|
|
radeon_irq_set(rdev);
|
|
spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
|
|
}
|
|
|
|
/**
|
|
* radeon_irq_kms_update_int_n - helper for updating interrupt enable registers
|
|
*
|
|
* @rdev: radeon device pointer
|
|
* @reg: the register to write to enable/disable interrupts
|
|
* @mask: the mask that enables the interrupts
|
|
* @enable: whether to enable or disable the interrupt register
|
|
* @name: the name of the interrupt register to print to the kernel log
|
|
* @num: the number of the interrupt register to print to the kernel log
|
|
*
|
|
* Helper for updating the enable state of interrupt registers. Checks whether
|
|
* or not the interrupt matches the enable state we want. If it doesn't, then
|
|
* we update it and print a debugging message to the kernel log indicating the
|
|
* new state of the interrupt register.
|
|
*
|
|
* Used for updating sequences of interrupts registers like HPD1, HPD2, etc.
|
|
*/
|
|
void radeon_irq_kms_set_irq_n_enabled(struct radeon_device *rdev,
|
|
u32 reg, u32 mask,
|
|
bool enable, const char *name, unsigned n)
|
|
{
|
|
u32 tmp = RREG32(reg);
|
|
|
|
/* Interrupt state didn't change */
|
|
if (!!(tmp & mask) == enable)
|
|
return;
|
|
|
|
if (enable) {
|
|
DRM_DEBUG("%s%d interrupts enabled\n", name, n);
|
|
WREG32(reg, tmp |= mask);
|
|
} else {
|
|
DRM_DEBUG("%s%d interrupts disabled\n", name, n);
|
|
WREG32(reg, tmp & ~mask);
|
|
}
|
|
}
|