mirror of
https://github.com/torvalds/linux.git
synced 2025-11-04 02:30:34 +02:00
8cfbdbd969
The new data layout will be split based on clockdomain boundaries, instead of CM boundaries. This introduces a few new clkctrl providers, that have different indices for the clkctrl data. Signed-off-by: Tero Kristo <t-kristo@ti.com> Tested-by: Tony Lindgren <tony@atomide.com>
245 lines
12 KiB
C
245 lines
12 KiB
C
/*
|
|
* Copyright 2017 Texas Instruments, Inc.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
#ifndef __DT_BINDINGS_CLK_AM4_H
|
|
#define __DT_BINDINGS_CLK_AM4_H
|
|
|
|
#define AM4_CLKCTRL_OFFSET 0x20
|
|
#define AM4_CLKCTRL_INDEX(offset) ((offset) - AM4_CLKCTRL_OFFSET)
|
|
|
|
/* XXX: Compatibility part begin, remove this once compatibility support is no longer needed */
|
|
|
|
/* l4_wkup clocks */
|
|
#define AM4_ADC_TSC_CLKCTRL AM4_CLKCTRL_INDEX(0x120)
|
|
#define AM4_L4_WKUP_CLKCTRL AM4_CLKCTRL_INDEX(0x220)
|
|
#define AM4_WKUP_M3_CLKCTRL AM4_CLKCTRL_INDEX(0x228)
|
|
#define AM4_COUNTER_32K_CLKCTRL AM4_CLKCTRL_INDEX(0x230)
|
|
#define AM4_TIMER1_CLKCTRL AM4_CLKCTRL_INDEX(0x328)
|
|
#define AM4_WD_TIMER2_CLKCTRL AM4_CLKCTRL_INDEX(0x338)
|
|
#define AM4_I2C1_CLKCTRL AM4_CLKCTRL_INDEX(0x340)
|
|
#define AM4_UART1_CLKCTRL AM4_CLKCTRL_INDEX(0x348)
|
|
#define AM4_SMARTREFLEX0_CLKCTRL AM4_CLKCTRL_INDEX(0x350)
|
|
#define AM4_SMARTREFLEX1_CLKCTRL AM4_CLKCTRL_INDEX(0x358)
|
|
#define AM4_CONTROL_CLKCTRL AM4_CLKCTRL_INDEX(0x360)
|
|
#define AM4_GPIO1_CLKCTRL AM4_CLKCTRL_INDEX(0x368)
|
|
|
|
/* mpu clocks */
|
|
#define AM4_MPU_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
|
|
/* gfx_l3 clocks */
|
|
#define AM4_GFX_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
|
|
/* l4_rtc clocks */
|
|
#define AM4_RTC_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
|
|
/* l4_per clocks */
|
|
#define AM4_L3_MAIN_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
#define AM4_AES_CLKCTRL AM4_CLKCTRL_INDEX(0x28)
|
|
#define AM4_DES_CLKCTRL AM4_CLKCTRL_INDEX(0x30)
|
|
#define AM4_L3_INSTR_CLKCTRL AM4_CLKCTRL_INDEX(0x40)
|
|
#define AM4_OCMCRAM_CLKCTRL AM4_CLKCTRL_INDEX(0x50)
|
|
#define AM4_SHAM_CLKCTRL AM4_CLKCTRL_INDEX(0x58)
|
|
#define AM4_VPFE0_CLKCTRL AM4_CLKCTRL_INDEX(0x68)
|
|
#define AM4_VPFE1_CLKCTRL AM4_CLKCTRL_INDEX(0x70)
|
|
#define AM4_TPCC_CLKCTRL AM4_CLKCTRL_INDEX(0x78)
|
|
#define AM4_TPTC0_CLKCTRL AM4_CLKCTRL_INDEX(0x80)
|
|
#define AM4_TPTC1_CLKCTRL AM4_CLKCTRL_INDEX(0x88)
|
|
#define AM4_TPTC2_CLKCTRL AM4_CLKCTRL_INDEX(0x90)
|
|
#define AM4_L4_HS_CLKCTRL AM4_CLKCTRL_INDEX(0xa0)
|
|
#define AM4_GPMC_CLKCTRL AM4_CLKCTRL_INDEX(0x220)
|
|
#define AM4_MCASP0_CLKCTRL AM4_CLKCTRL_INDEX(0x238)
|
|
#define AM4_MCASP1_CLKCTRL AM4_CLKCTRL_INDEX(0x240)
|
|
#define AM4_MMC3_CLKCTRL AM4_CLKCTRL_INDEX(0x248)
|
|
#define AM4_QSPI_CLKCTRL AM4_CLKCTRL_INDEX(0x258)
|
|
#define AM4_USB_OTG_SS0_CLKCTRL AM4_CLKCTRL_INDEX(0x260)
|
|
#define AM4_USB_OTG_SS1_CLKCTRL AM4_CLKCTRL_INDEX(0x268)
|
|
#define AM4_PRUSS_CLKCTRL AM4_CLKCTRL_INDEX(0x320)
|
|
#define AM4_L4_LS_CLKCTRL AM4_CLKCTRL_INDEX(0x420)
|
|
#define AM4_D_CAN0_CLKCTRL AM4_CLKCTRL_INDEX(0x428)
|
|
#define AM4_D_CAN1_CLKCTRL AM4_CLKCTRL_INDEX(0x430)
|
|
#define AM4_EPWMSS0_CLKCTRL AM4_CLKCTRL_INDEX(0x438)
|
|
#define AM4_EPWMSS1_CLKCTRL AM4_CLKCTRL_INDEX(0x440)
|
|
#define AM4_EPWMSS2_CLKCTRL AM4_CLKCTRL_INDEX(0x448)
|
|
#define AM4_EPWMSS3_CLKCTRL AM4_CLKCTRL_INDEX(0x450)
|
|
#define AM4_EPWMSS4_CLKCTRL AM4_CLKCTRL_INDEX(0x458)
|
|
#define AM4_EPWMSS5_CLKCTRL AM4_CLKCTRL_INDEX(0x460)
|
|
#define AM4_ELM_CLKCTRL AM4_CLKCTRL_INDEX(0x468)
|
|
#define AM4_GPIO2_CLKCTRL AM4_CLKCTRL_INDEX(0x478)
|
|
#define AM4_GPIO3_CLKCTRL AM4_CLKCTRL_INDEX(0x480)
|
|
#define AM4_GPIO4_CLKCTRL AM4_CLKCTRL_INDEX(0x488)
|
|
#define AM4_GPIO5_CLKCTRL AM4_CLKCTRL_INDEX(0x490)
|
|
#define AM4_GPIO6_CLKCTRL AM4_CLKCTRL_INDEX(0x498)
|
|
#define AM4_HDQ1W_CLKCTRL AM4_CLKCTRL_INDEX(0x4a0)
|
|
#define AM4_I2C2_CLKCTRL AM4_CLKCTRL_INDEX(0x4a8)
|
|
#define AM4_I2C3_CLKCTRL AM4_CLKCTRL_INDEX(0x4b0)
|
|
#define AM4_MAILBOX_CLKCTRL AM4_CLKCTRL_INDEX(0x4b8)
|
|
#define AM4_MMC1_CLKCTRL AM4_CLKCTRL_INDEX(0x4c0)
|
|
#define AM4_MMC2_CLKCTRL AM4_CLKCTRL_INDEX(0x4c8)
|
|
#define AM4_RNG_CLKCTRL AM4_CLKCTRL_INDEX(0x4e0)
|
|
#define AM4_SPI0_CLKCTRL AM4_CLKCTRL_INDEX(0x500)
|
|
#define AM4_SPI1_CLKCTRL AM4_CLKCTRL_INDEX(0x508)
|
|
#define AM4_SPI2_CLKCTRL AM4_CLKCTRL_INDEX(0x510)
|
|
#define AM4_SPI3_CLKCTRL AM4_CLKCTRL_INDEX(0x518)
|
|
#define AM4_SPI4_CLKCTRL AM4_CLKCTRL_INDEX(0x520)
|
|
#define AM4_SPINLOCK_CLKCTRL AM4_CLKCTRL_INDEX(0x528)
|
|
#define AM4_TIMER2_CLKCTRL AM4_CLKCTRL_INDEX(0x530)
|
|
#define AM4_TIMER3_CLKCTRL AM4_CLKCTRL_INDEX(0x538)
|
|
#define AM4_TIMER4_CLKCTRL AM4_CLKCTRL_INDEX(0x540)
|
|
#define AM4_TIMER5_CLKCTRL AM4_CLKCTRL_INDEX(0x548)
|
|
#define AM4_TIMER6_CLKCTRL AM4_CLKCTRL_INDEX(0x550)
|
|
#define AM4_TIMER7_CLKCTRL AM4_CLKCTRL_INDEX(0x558)
|
|
#define AM4_TIMER8_CLKCTRL AM4_CLKCTRL_INDEX(0x560)
|
|
#define AM4_TIMER9_CLKCTRL AM4_CLKCTRL_INDEX(0x568)
|
|
#define AM4_TIMER10_CLKCTRL AM4_CLKCTRL_INDEX(0x570)
|
|
#define AM4_TIMER11_CLKCTRL AM4_CLKCTRL_INDEX(0x578)
|
|
#define AM4_UART2_CLKCTRL AM4_CLKCTRL_INDEX(0x580)
|
|
#define AM4_UART3_CLKCTRL AM4_CLKCTRL_INDEX(0x588)
|
|
#define AM4_UART4_CLKCTRL AM4_CLKCTRL_INDEX(0x590)
|
|
#define AM4_UART5_CLKCTRL AM4_CLKCTRL_INDEX(0x598)
|
|
#define AM4_UART6_CLKCTRL AM4_CLKCTRL_INDEX(0x5a0)
|
|
#define AM4_OCP2SCP0_CLKCTRL AM4_CLKCTRL_INDEX(0x5b8)
|
|
#define AM4_OCP2SCP1_CLKCTRL AM4_CLKCTRL_INDEX(0x5c0)
|
|
#define AM4_EMIF_CLKCTRL AM4_CLKCTRL_INDEX(0x720)
|
|
#define AM4_DSS_CORE_CLKCTRL AM4_CLKCTRL_INDEX(0xa20)
|
|
#define AM4_CPGMAC0_CLKCTRL AM4_CLKCTRL_INDEX(0xb20)
|
|
|
|
/* XXX: Compatibility part end. */
|
|
|
|
/* l3s_tsc clocks */
|
|
#define AM4_L3S_TSC_CLKCTRL_OFFSET 0x120
|
|
#define AM4_L3S_TSC_CLKCTRL_INDEX(offset) ((offset) - AM4_L3S_TSC_CLKCTRL_OFFSET)
|
|
#define AM4_L3S_TSC_ADC_TSC_CLKCTRL AM4_L3S_TSC_CLKCTRL_INDEX(0x120)
|
|
|
|
/* l4_wkup_aon clocks */
|
|
#define AM4_L4_WKUP_AON_CLKCTRL_OFFSET 0x228
|
|
#define AM4_L4_WKUP_AON_CLKCTRL_INDEX(offset) ((offset) - AM4_L4_WKUP_AON_CLKCTRL_OFFSET)
|
|
#define AM4_L4_WKUP_AON_WKUP_M3_CLKCTRL AM4_L4_WKUP_AON_CLKCTRL_INDEX(0x228)
|
|
#define AM4_L4_WKUP_AON_COUNTER_32K_CLKCTRL AM4_L4_WKUP_AON_CLKCTRL_INDEX(0x230)
|
|
|
|
/* l4_wkup clocks */
|
|
#define AM4_L4_WKUP_CLKCTRL_OFFSET 0x220
|
|
#define AM4_L4_WKUP_CLKCTRL_INDEX(offset) ((offset) - AM4_L4_WKUP_CLKCTRL_OFFSET)
|
|
#define AM4_L4_WKUP_L4_WKUP_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x220)
|
|
#define AM4_L4_WKUP_TIMER1_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x328)
|
|
#define AM4_L4_WKUP_WD_TIMER2_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x338)
|
|
#define AM4_L4_WKUP_I2C1_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x340)
|
|
#define AM4_L4_WKUP_UART1_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x348)
|
|
#define AM4_L4_WKUP_SMARTREFLEX0_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x350)
|
|
#define AM4_L4_WKUP_SMARTREFLEX1_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x358)
|
|
#define AM4_L4_WKUP_CONTROL_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x360)
|
|
#define AM4_L4_WKUP_GPIO1_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x368)
|
|
|
|
/* mpu clocks */
|
|
#define AM4_MPU_MPU_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
|
|
/* gfx_l3 clocks */
|
|
#define AM4_GFX_L3_GFX_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
|
|
/* l4_rtc clocks */
|
|
#define AM4_L4_RTC_RTC_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
|
|
/* l3 clocks */
|
|
#define AM4_L3_L3_MAIN_CLKCTRL AM4_CLKCTRL_INDEX(0x20)
|
|
#define AM4_L3_AES_CLKCTRL AM4_CLKCTRL_INDEX(0x28)
|
|
#define AM4_L3_DES_CLKCTRL AM4_CLKCTRL_INDEX(0x30)
|
|
#define AM4_L3_L3_INSTR_CLKCTRL AM4_CLKCTRL_INDEX(0x40)
|
|
#define AM4_L3_OCMCRAM_CLKCTRL AM4_CLKCTRL_INDEX(0x50)
|
|
#define AM4_L3_SHAM_CLKCTRL AM4_CLKCTRL_INDEX(0x58)
|
|
#define AM4_L3_TPCC_CLKCTRL AM4_CLKCTRL_INDEX(0x78)
|
|
#define AM4_L3_TPTC0_CLKCTRL AM4_CLKCTRL_INDEX(0x80)
|
|
#define AM4_L3_TPTC1_CLKCTRL AM4_CLKCTRL_INDEX(0x88)
|
|
#define AM4_L3_TPTC2_CLKCTRL AM4_CLKCTRL_INDEX(0x90)
|
|
#define AM4_L3_L4_HS_CLKCTRL AM4_CLKCTRL_INDEX(0xa0)
|
|
|
|
/* l3s clocks */
|
|
#define AM4_L3S_CLKCTRL_OFFSET 0x68
|
|
#define AM4_L3S_CLKCTRL_INDEX(offset) ((offset) - AM4_L3S_CLKCTRL_OFFSET)
|
|
#define AM4_L3S_VPFE0_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x68)
|
|
#define AM4_L3S_VPFE1_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x70)
|
|
#define AM4_L3S_GPMC_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x220)
|
|
#define AM4_L3S_MCASP0_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x238)
|
|
#define AM4_L3S_MCASP1_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x240)
|
|
#define AM4_L3S_MMC3_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x248)
|
|
#define AM4_L3S_QSPI_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x258)
|
|
#define AM4_L3S_USB_OTG_SS0_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x260)
|
|
#define AM4_L3S_USB_OTG_SS1_CLKCTRL AM4_L3S_CLKCTRL_INDEX(0x268)
|
|
|
|
/* pruss_ocp clocks */
|
|
#define AM4_PRUSS_OCP_CLKCTRL_OFFSET 0x320
|
|
#define AM4_PRUSS_OCP_CLKCTRL_INDEX(offset) ((offset) - AM4_PRUSS_OCP_CLKCTRL_OFFSET)
|
|
#define AM4_PRUSS_OCP_PRUSS_CLKCTRL AM4_PRUSS_OCP_CLKCTRL_INDEX(0x320)
|
|
|
|
/* l4ls clocks */
|
|
#define AM4_L4LS_CLKCTRL_OFFSET 0x420
|
|
#define AM4_L4LS_CLKCTRL_INDEX(offset) ((offset) - AM4_L4LS_CLKCTRL_OFFSET)
|
|
#define AM4_L4LS_L4_LS_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x420)
|
|
#define AM4_L4LS_D_CAN0_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x428)
|
|
#define AM4_L4LS_D_CAN1_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x430)
|
|
#define AM4_L4LS_EPWMSS0_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x438)
|
|
#define AM4_L4LS_EPWMSS1_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x440)
|
|
#define AM4_L4LS_EPWMSS2_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x448)
|
|
#define AM4_L4LS_EPWMSS3_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x450)
|
|
#define AM4_L4LS_EPWMSS4_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x458)
|
|
#define AM4_L4LS_EPWMSS5_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x460)
|
|
#define AM4_L4LS_ELM_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x468)
|
|
#define AM4_L4LS_GPIO2_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x478)
|
|
#define AM4_L4LS_GPIO3_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x480)
|
|
#define AM4_L4LS_GPIO4_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x488)
|
|
#define AM4_L4LS_GPIO5_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x490)
|
|
#define AM4_L4LS_GPIO6_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x498)
|
|
#define AM4_L4LS_HDQ1W_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x4a0)
|
|
#define AM4_L4LS_I2C2_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x4a8)
|
|
#define AM4_L4LS_I2C3_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x4b0)
|
|
#define AM4_L4LS_MAILBOX_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x4b8)
|
|
#define AM4_L4LS_MMC1_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x4c0)
|
|
#define AM4_L4LS_MMC2_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x4c8)
|
|
#define AM4_L4LS_RNG_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x4e0)
|
|
#define AM4_L4LS_SPI0_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x500)
|
|
#define AM4_L4LS_SPI1_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x508)
|
|
#define AM4_L4LS_SPI2_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x510)
|
|
#define AM4_L4LS_SPI3_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x518)
|
|
#define AM4_L4LS_SPI4_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x520)
|
|
#define AM4_L4LS_SPINLOCK_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x528)
|
|
#define AM4_L4LS_TIMER2_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x530)
|
|
#define AM4_L4LS_TIMER3_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x538)
|
|
#define AM4_L4LS_TIMER4_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x540)
|
|
#define AM4_L4LS_TIMER5_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x548)
|
|
#define AM4_L4LS_TIMER6_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x550)
|
|
#define AM4_L4LS_TIMER7_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x558)
|
|
#define AM4_L4LS_TIMER8_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x560)
|
|
#define AM4_L4LS_TIMER9_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x568)
|
|
#define AM4_L4LS_TIMER10_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x570)
|
|
#define AM4_L4LS_TIMER11_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x578)
|
|
#define AM4_L4LS_UART2_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x580)
|
|
#define AM4_L4LS_UART3_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x588)
|
|
#define AM4_L4LS_UART4_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x590)
|
|
#define AM4_L4LS_UART5_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x598)
|
|
#define AM4_L4LS_UART6_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x5a0)
|
|
#define AM4_L4LS_OCP2SCP0_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x5b8)
|
|
#define AM4_L4LS_OCP2SCP1_CLKCTRL AM4_L4LS_CLKCTRL_INDEX(0x5c0)
|
|
|
|
/* emif clocks */
|
|
#define AM4_EMIF_CLKCTRL_OFFSET 0x720
|
|
#define AM4_EMIF_CLKCTRL_INDEX(offset) ((offset) - AM4_EMIF_CLKCTRL_OFFSET)
|
|
#define AM4_EMIF_EMIF_CLKCTRL AM4_EMIF_CLKCTRL_INDEX(0x720)
|
|
|
|
/* dss clocks */
|
|
#define AM4_DSS_CLKCTRL_OFFSET 0xa20
|
|
#define AM4_DSS_CLKCTRL_INDEX(offset) ((offset) - AM4_DSS_CLKCTRL_OFFSET)
|
|
#define AM4_DSS_DSS_CORE_CLKCTRL AM4_DSS_CLKCTRL_INDEX(0xa20)
|
|
|
|
/* cpsw_125mhz clocks */
|
|
#define AM4_CPSW_125MHZ_CLKCTRL_OFFSET 0xb20
|
|
#define AM4_CPSW_125MHZ_CLKCTRL_INDEX(offset) ((offset) - AM4_CPSW_125MHZ_CLKCTRL_OFFSET)
|
|
#define AM4_CPSW_125MHZ_CPGMAC0_CLKCTRL AM4_CPSW_125MHZ_CLKCTRL_INDEX(0xb20)
|
|
|
|
#endif
|