mirror of
				https://github.com/torvalds/linux.git
				synced 2025-11-04 10:40:15 +02:00 
			
		
		
		
	* Support for byte/half-word compare-and-exchange, emulated via LR/SC
   loops.
 * Support for Rust.
 * Support for Zihintpause in hwprobe.
 * Support for the PR_RISCV_SET_ICACHE_FLUSH_CTX prctl().
 * Support for lockless lockrefs.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmZN/hcTHHBhbG1lckBk
 YWJiZWx0LmNvbQAKCRAuExnzX7sYiVrGEACUT3gsbTx1q7fa11iQNxOjVkpl66Qn
 7+kI+V9xt5+GuH2EjJk6AsSNHPKeQ8totbSTA8AZjINFvgVjXslN+DPpcjCFKvnh
 NN5/Lyd64X0PZMsxGWlN9SHTFWf2b7lalCnY51BlX/IpBbHWc/no9XUsPSVixx6u
 9q+JoS3D1DDV92nGcA/UK9ICCsDcf4omWgZW7KbjnVWnuY9jt4ctTy11jtF2RM9R
 Z9KAWh0RqPzjz0vNbBBf9Iw7E4jt/Px6HDYPfZAiE2dVsCTHjdsC7TcGRYXzKt6F
 4q9zg8kzwvUG5GaBl7/XprXO1vaeOUmPcTVoE7qlRkSdkknRH/iBz1P4hk+r0fze
 f+h5ZUV/oJP7vDb+vHm/BExtGufgLuJ2oMA2Bp9qI17EMcMsGiRMt7DsBMEafWDk
 bNrFcJdqqYBz6HxfTwzNH5ErxfS/59PuwYl913BTSOH//raCZCFXOfyrSICH7qXd
 UFOLLmBpMuApLa8ayFeI9Mp3flWfbdQHR52zLRLiUvlpWNEDKrNQN417juVwTXF0
 DYkjJDhFPLfFOr/sJBboftOMOUdA9c/CJepY9o4kPvBXUvPtRHN1jdXDNSCVDZRb
 nErnsJ9rv0PzfxQU7Xjhd2QmCMeMlbCQDpXAKKETyyimpTbgF33rovN0i5ixX3m4
 KG6RvKDubOzZdA==
 =YLoD
 -----END PGP SIGNATURE-----
Merge tag 'riscv-for-linus-6.10-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux
Pull RISC-V updates from Palmer Dabbelt:
 - Add byte/half-word compare-and-exchange, emulated via LR/SC loops
 - Support for Rust
 - Support for Zihintpause in hwprobe
 - Add PR_RISCV_SET_ICACHE_FLUSH_CTX prctl()
 - Support lockless lockrefs
* tag 'riscv-for-linus-6.10-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux: (42 commits)
  riscv: defconfig: Enable CONFIG_CLK_SOPHGO_CV1800
  riscv: select ARCH_HAS_FAST_MULTIPLIER
  riscv: mm: still create swiotlb buffer for kmalloc() bouncing if required
  riscv: Annotate pgtable_l{4,5}_enabled with __ro_after_init
  riscv: Remove redundant CONFIG_64BIT from pgtable_l{4,5}_enabled
  riscv: mm: Always use an ASID to flush mm contexts
  riscv: mm: Preserve global TLB entries when switching contexts
  riscv: mm: Make asid_bits a local variable
  riscv: mm: Use a fixed layout for the MM context ID
  riscv: mm: Introduce cntx2asid/cntx2version helper macros
  riscv: Avoid TLB flush loops when affected by SiFive CIP-1200
  riscv: Apply SiFive CIP-1200 workaround to single-ASID sfence.vma
  riscv: mm: Combine the SMP and UP TLB flush code
  riscv: Only send remote fences when some other CPU is online
  riscv: mm: Broadcast kernel TLB flushes only when needed
  riscv: Use IPIs for remote cache/TLB flushes by default
  riscv: Factor out page table TLB synchronization
  riscv: Flush the instruction cache during SMP bringup
  riscv: hwprobe: export Zihintpause ISA extension
  riscv: misaligned: remove CONFIG_RISCV_M_MODE specific code
  ...
		
	
			
		
			
				
	
	
		
			192 lines
		
	
	
	
		
			5.7 KiB
		
	
	
	
		
			Rust
		
	
	
	
	
	
			
		
		
	
	
			192 lines
		
	
	
	
		
			5.7 KiB
		
	
	
	
		
			Rust
		
	
	
	
	
	
// SPDX-License-Identifier: GPL-2.0
 | 
						|
 | 
						|
//! The custom target specification file generator for `rustc`.
 | 
						|
//!
 | 
						|
//! To configure a target from scratch, a JSON-encoded file has to be passed
 | 
						|
//! to `rustc` (introduced in [RFC 131]). These options and the file itself are
 | 
						|
//! unstable. Eventually, `rustc` should provide a way to do this in a stable
 | 
						|
//! manner. For instance, via command-line arguments. Therefore, this file
 | 
						|
//! should avoid using keys which can be set via `-C` or `-Z` options.
 | 
						|
//!
 | 
						|
//! [RFC 131]: https://rust-lang.github.io/rfcs/0131-target-specification.html
 | 
						|
 | 
						|
use std::{
 | 
						|
    collections::HashMap,
 | 
						|
    fmt::{Display, Formatter, Result},
 | 
						|
    io::BufRead,
 | 
						|
};
 | 
						|
 | 
						|
enum Value {
 | 
						|
    Boolean(bool),
 | 
						|
    Number(i32),
 | 
						|
    String(String),
 | 
						|
    Object(Object),
 | 
						|
}
 | 
						|
 | 
						|
type Object = Vec<(String, Value)>;
 | 
						|
 | 
						|
/// Minimal "almost JSON" generator (e.g. no `null`s, no arrays, no escaping),
 | 
						|
/// enough for this purpose.
 | 
						|
impl Display for Value {
 | 
						|
    fn fmt(&self, formatter: &mut Formatter<'_>) -> Result {
 | 
						|
        match self {
 | 
						|
            Value::Boolean(boolean) => write!(formatter, "{}", boolean),
 | 
						|
            Value::Number(number) => write!(formatter, "{}", number),
 | 
						|
            Value::String(string) => write!(formatter, "\"{}\"", string),
 | 
						|
            Value::Object(object) => {
 | 
						|
                formatter.write_str("{")?;
 | 
						|
                if let [ref rest @ .., ref last] = object[..] {
 | 
						|
                    for (key, value) in rest {
 | 
						|
                        write!(formatter, "\"{}\": {},", key, value)?;
 | 
						|
                    }
 | 
						|
                    write!(formatter, "\"{}\": {}", last.0, last.1)?;
 | 
						|
                }
 | 
						|
                formatter.write_str("}")
 | 
						|
            }
 | 
						|
        }
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
struct TargetSpec(Object);
 | 
						|
 | 
						|
impl TargetSpec {
 | 
						|
    fn new() -> TargetSpec {
 | 
						|
        TargetSpec(Vec::new())
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
trait Push<T> {
 | 
						|
    fn push(&mut self, key: &str, value: T);
 | 
						|
}
 | 
						|
 | 
						|
impl Push<bool> for TargetSpec {
 | 
						|
    fn push(&mut self, key: &str, value: bool) {
 | 
						|
        self.0.push((key.to_string(), Value::Boolean(value)));
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
impl Push<i32> for TargetSpec {
 | 
						|
    fn push(&mut self, key: &str, value: i32) {
 | 
						|
        self.0.push((key.to_string(), Value::Number(value)));
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
impl Push<String> for TargetSpec {
 | 
						|
    fn push(&mut self, key: &str, value: String) {
 | 
						|
        self.0.push((key.to_string(), Value::String(value)));
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
impl Push<&str> for TargetSpec {
 | 
						|
    fn push(&mut self, key: &str, value: &str) {
 | 
						|
        self.push(key, value.to_string());
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
impl Push<Object> for TargetSpec {
 | 
						|
    fn push(&mut self, key: &str, value: Object) {
 | 
						|
        self.0.push((key.to_string(), Value::Object(value)));
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
impl Display for TargetSpec {
 | 
						|
    fn fmt(&self, formatter: &mut Formatter<'_>) -> Result {
 | 
						|
        // We add some newlines for clarity.
 | 
						|
        formatter.write_str("{\n")?;
 | 
						|
        if let [ref rest @ .., ref last] = self.0[..] {
 | 
						|
            for (key, value) in rest {
 | 
						|
                write!(formatter, "    \"{}\": {},\n", key, value)?;
 | 
						|
            }
 | 
						|
            write!(formatter, "    \"{}\": {}\n", last.0, last.1)?;
 | 
						|
        }
 | 
						|
        formatter.write_str("}")
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
struct KernelConfig(HashMap<String, String>);
 | 
						|
 | 
						|
impl KernelConfig {
 | 
						|
    /// Parses `include/config/auto.conf` from `stdin`.
 | 
						|
    fn from_stdin() -> KernelConfig {
 | 
						|
        let mut result = HashMap::new();
 | 
						|
 | 
						|
        let stdin = std::io::stdin();
 | 
						|
        let mut handle = stdin.lock();
 | 
						|
        let mut line = String::new();
 | 
						|
 | 
						|
        loop {
 | 
						|
            line.clear();
 | 
						|
 | 
						|
            if handle.read_line(&mut line).unwrap() == 0 {
 | 
						|
                break;
 | 
						|
            }
 | 
						|
 | 
						|
            if line.starts_with('#') {
 | 
						|
                continue;
 | 
						|
            }
 | 
						|
 | 
						|
            let (key, value) = line.split_once('=').expect("Missing `=` in line.");
 | 
						|
            result.insert(key.to_string(), value.trim_end_matches('\n').to_string());
 | 
						|
        }
 | 
						|
 | 
						|
        KernelConfig(result)
 | 
						|
    }
 | 
						|
 | 
						|
    /// Does the option exist in the configuration (any value)?
 | 
						|
    ///
 | 
						|
    /// The argument must be passed without the `CONFIG_` prefix.
 | 
						|
    /// This avoids repetition and it also avoids `fixdep` making us
 | 
						|
    /// depend on it.
 | 
						|
    fn has(&self, option: &str) -> bool {
 | 
						|
        let option = "CONFIG_".to_owned() + option;
 | 
						|
        self.0.contains_key(&option)
 | 
						|
    }
 | 
						|
}
 | 
						|
 | 
						|
fn main() {
 | 
						|
    let cfg = KernelConfig::from_stdin();
 | 
						|
    let mut ts = TargetSpec::new();
 | 
						|
 | 
						|
    // `llvm-target`s are taken from `scripts/Makefile.clang`.
 | 
						|
    if cfg.has("ARM64") {
 | 
						|
        panic!("arm64 uses the builtin rustc aarch64-unknown-none target");
 | 
						|
    } else if cfg.has("RISCV") {
 | 
						|
        if cfg.has("64BIT") {
 | 
						|
            panic!("64-bit RISC-V uses the builtin rustc riscv64-unknown-none-elf target");
 | 
						|
        } else {
 | 
						|
            panic!("32-bit RISC-V is an unsupported architecture");
 | 
						|
        }
 | 
						|
    } else if cfg.has("X86_64") {
 | 
						|
        ts.push("arch", "x86_64");
 | 
						|
        ts.push(
 | 
						|
            "data-layout",
 | 
						|
            "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128",
 | 
						|
        );
 | 
						|
        let mut features = "-3dnow,-3dnowa,-mmx,+soft-float".to_string();
 | 
						|
        if cfg.has("MITIGATION_RETPOLINE") {
 | 
						|
            features += ",+retpoline-external-thunk";
 | 
						|
        }
 | 
						|
        ts.push("features", features);
 | 
						|
        ts.push("llvm-target", "x86_64-linux-gnu");
 | 
						|
        ts.push("target-pointer-width", "64");
 | 
						|
    } else if cfg.has("LOONGARCH") {
 | 
						|
        panic!("loongarch uses the builtin rustc loongarch64-unknown-none-softfloat target");
 | 
						|
    } else {
 | 
						|
        panic!("Unsupported architecture");
 | 
						|
    }
 | 
						|
 | 
						|
    ts.push("emit-debug-gdb-scripts", false);
 | 
						|
    ts.push("frame-pointer", "may-omit");
 | 
						|
    ts.push(
 | 
						|
        "stack-probes",
 | 
						|
        vec![("kind".to_string(), Value::String("none".to_string()))],
 | 
						|
    );
 | 
						|
 | 
						|
    // Everything else is LE, whether `CPU_LITTLE_ENDIAN` is declared or not
 | 
						|
    // (e.g. x86). It is also `rustc`'s default.
 | 
						|
    if cfg.has("CPU_BIG_ENDIAN") {
 | 
						|
        ts.push("target-endian", "big");
 | 
						|
    }
 | 
						|
 | 
						|
    println!("{}", ts);
 | 
						|
}
 |