forked from mirrors/linux
109eb29172
It was observed that Tx performance was inconsistent across all queues
and/or VSIs and that it was directly connected to existing 9-layer
topology of the Tx scheduler.
Introduce new private devlink param - tx_scheduling_layers. This parameter
gives user flexibility to choose the 5-layer transmit scheduler topology
which helps to smooth out the transmit performance.
Allowed parameter values are 5 and 9.
Example usage:
Show:
devlink dev param show pci/0000:4b:00.0 name tx_scheduling_layers
pci/0000:4b:00.0:
name tx_scheduling_layers type driver-specific
values:
cmode permanent value 9
Set:
devlink dev param set pci/0000:4b:00.0 name tx_scheduling_layers value 5
cmode permanent
devlink dev param set pci/0000:4b:00.0 name tx_scheduling_layers value 9
cmode permanent
Signed-off-by: Lukasz Czapnik <lukasz.czapnik@intel.com>
Reviewed-by: Przemek Kitszel <przemyslaw.kitszel@intel.com>
Co-developed-by: Mateusz Polchlopek <mateusz.polchlopek@intel.com>
Signed-off-by: Mateusz Polchlopek <mateusz.polchlopek@intel.com>
Tested-by: Pucha Himasekhar Reddy <himasekharx.reddy.pucha@intel.com>
Signed-off-by: Tony Nguyen <anthony.l.nguyen@intel.com>
49 lines
2.1 KiB
C
49 lines
2.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* Copyright (c) 2019, Intel Corporation. */
|
|
|
|
#ifndef _ICE_NVM_H_
|
|
#define _ICE_NVM_H_
|
|
|
|
struct ice_orom_civd_info {
|
|
u8 signature[4]; /* Must match ASCII '$CIV' characters */
|
|
u8 checksum; /* Simple modulo 256 sum of all structure bytes must equal 0 */
|
|
__le32 combo_ver; /* Combo Image Version number */
|
|
u8 combo_name_len; /* Length of the unicode combo image version string, max of 32 */
|
|
__le16 combo_name[32]; /* Unicode string representing the Combo Image version */
|
|
} __packed;
|
|
|
|
int ice_acquire_nvm(struct ice_hw *hw, enum ice_aq_res_access_type access);
|
|
void ice_release_nvm(struct ice_hw *hw);
|
|
int ice_aq_read_nvm(struct ice_hw *hw, u16 module_typeid, u32 offset,
|
|
u16 length, void *data, bool last_command,
|
|
bool read_shadow_ram, struct ice_sq_cd *cd);
|
|
int
|
|
ice_read_flat_nvm(struct ice_hw *hw, u32 offset, u32 *length, u8 *data,
|
|
bool read_shadow_ram);
|
|
int
|
|
ice_get_pfa_module_tlv(struct ice_hw *hw, u16 *module_tlv, u16 *module_tlv_len,
|
|
u16 module_type);
|
|
int ice_get_inactive_orom_ver(struct ice_hw *hw, struct ice_orom_info *orom);
|
|
int ice_get_inactive_nvm_ver(struct ice_hw *hw, struct ice_nvm_info *nvm);
|
|
int
|
|
ice_get_inactive_netlist_ver(struct ice_hw *hw, struct ice_netlist_info *netlist);
|
|
int ice_read_pba_string(struct ice_hw *hw, u8 *pba_num, u32 pba_num_size);
|
|
int ice_init_nvm(struct ice_hw *hw);
|
|
int ice_read_sr_word(struct ice_hw *hw, u16 offset, u16 *data);
|
|
int
|
|
ice_aq_update_nvm(struct ice_hw *hw, u16 module_typeid, u32 offset,
|
|
u16 length, void *data, bool last_command, u8 command_flags,
|
|
struct ice_sq_cd *cd);
|
|
int
|
|
ice_aq_erase_nvm(struct ice_hw *hw, u16 module_typeid, struct ice_sq_cd *cd);
|
|
int ice_nvm_validate_checksum(struct ice_hw *hw);
|
|
int ice_nvm_write_activate(struct ice_hw *hw, u16 cmd_flags, u8 *response_flags);
|
|
int ice_aq_nvm_update_empr(struct ice_hw *hw);
|
|
int
|
|
ice_nvm_set_pkg_data(struct ice_hw *hw, bool del_pkg_data_flag, u8 *data,
|
|
u16 length, struct ice_sq_cd *cd);
|
|
int
|
|
ice_nvm_pass_component_tbl(struct ice_hw *hw, u8 *data, u16 length,
|
|
u8 transfer_flag, u8 *comp_response,
|
|
u8 *comp_response_code, struct ice_sq_cd *cd);
|
|
#endif /* _ICE_NVM_H_ */
|