forked from mirrors/linux
fbe826b1c1
RISC-V IMSIC interrupt controller provides IPI and MSI support. Currently, DT based drivers setup the IPI feature early during boot but defer setting up the MSI functionality. However, in ACPI systems, PCI subsystem is probed early and assume MSI controller is already setup. Hence, both IPI and MSI features need to be initialized early itself. Signed-off-by: Sunil V L <sunilvl@ventanamicro.com> Reviewed-by: Anup Patel <anup@brainfault.org> Tested-by: Björn Töpel <bjorn@rivosinc.com> Acked-by: Thomas Gleixner <tglx@linutronix.de> Link: https://patch.msgid.link/20240812005929.113499-16-sunilvl@ventanamicro.com Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
96 lines
2.3 KiB
C
96 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2021 Western Digital Corporation or its affiliates.
|
|
* Copyright (C) 2022 Ventana Micro Systems Inc.
|
|
*/
|
|
#ifndef __LINUX_IRQCHIP_RISCV_IMSIC_H
|
|
#define __LINUX_IRQCHIP_RISCV_IMSIC_H
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/device.h>
|
|
#include <linux/fwnode.h>
|
|
#include <asm/csr.h>
|
|
|
|
#define IMSIC_MMIO_PAGE_SHIFT 12
|
|
#define IMSIC_MMIO_PAGE_SZ BIT(IMSIC_MMIO_PAGE_SHIFT)
|
|
#define IMSIC_MMIO_PAGE_LE 0x00
|
|
#define IMSIC_MMIO_PAGE_BE 0x04
|
|
|
|
#define IMSIC_MIN_ID 63
|
|
#define IMSIC_MAX_ID 2048
|
|
|
|
#define IMSIC_EIDELIVERY 0x70
|
|
|
|
#define IMSIC_EITHRESHOLD 0x72
|
|
|
|
#define IMSIC_EIP0 0x80
|
|
#define IMSIC_EIP63 0xbf
|
|
#define IMSIC_EIPx_BITS 32
|
|
|
|
#define IMSIC_EIE0 0xc0
|
|
#define IMSIC_EIE63 0xff
|
|
#define IMSIC_EIEx_BITS 32
|
|
|
|
#define IMSIC_FIRST IMSIC_EIDELIVERY
|
|
#define IMSIC_LAST IMSIC_EIE63
|
|
|
|
#define IMSIC_MMIO_SETIPNUM_LE 0x00
|
|
#define IMSIC_MMIO_SETIPNUM_BE 0x04
|
|
|
|
struct imsic_local_config {
|
|
phys_addr_t msi_pa;
|
|
void __iomem *msi_va;
|
|
};
|
|
|
|
struct imsic_global_config {
|
|
/*
|
|
* MSI Target Address Scheme
|
|
*
|
|
* XLEN-1 12 0
|
|
* | | |
|
|
* -------------------------------------------------------------
|
|
* |xxxxxx|Group Index|xxxxxxxxxxx|HART Index|Guest Index| 0 |
|
|
* -------------------------------------------------------------
|
|
*/
|
|
|
|
/* Bits representing Guest index, HART index, and Group index */
|
|
u32 guest_index_bits;
|
|
u32 hart_index_bits;
|
|
u32 group_index_bits;
|
|
u32 group_index_shift;
|
|
|
|
/* Global base address matching all target MSI addresses */
|
|
phys_addr_t base_addr;
|
|
|
|
/* Number of interrupt identities */
|
|
u32 nr_ids;
|
|
|
|
/* Number of guest interrupt identities */
|
|
u32 nr_guest_ids;
|
|
|
|
/* Per-CPU IMSIC addresses */
|
|
struct imsic_local_config __percpu *local;
|
|
};
|
|
|
|
#ifdef CONFIG_RISCV_IMSIC
|
|
|
|
const struct imsic_global_config *imsic_get_global_config(void);
|
|
|
|
#else
|
|
|
|
static inline const struct imsic_global_config *imsic_get_global_config(void)
|
|
{
|
|
return NULL;
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_ACPI
|
|
int imsic_platform_acpi_probe(struct fwnode_handle *fwnode);
|
|
struct fwnode_handle *imsic_acpi_get_fwnode(struct device *dev);
|
|
#else
|
|
static inline struct fwnode_handle *imsic_acpi_get_fwnode(struct device *dev) { return NULL; }
|
|
#endif
|
|
|
|
#endif
|