forked from mirrors/linux
		
	 d59098a0e9
			
		
	
	
		d59098a0e9
		
			
		
	
	
	
	
		
			
			Provide phys_to_dma/dma_to_phys helpers, and the special arch_sync_dma_for_cpu_all hook, everything else is generic Signed-off-by: Christoph Hellwig <hch@lst.de> Patchwork: https://patchwork.linux-mips.org/patch/19550/ Signed-off-by: Paul Burton <paul.burton@mips.com> Cc: Florian Fainelli <f.fainelli@gmail.com> Cc: David Daney <david.daney@cavium.com> Cc: Kevin Cernekee <cernekee@gmail.com> Cc: Jiaxun Yang <jiaxun.yang@flygoat.com> Cc: Tom Bogendoerfer <tsbogend@alpha.franken.de> Cc: Huacai Chen <chenhc@lemote.com> Cc: iommu@lists.linux-foundation.org Cc: linux-mips@linux-mips.org
		
			
				
	
	
		
			128 lines
		
	
	
	
		
			3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			128 lines
		
	
	
	
		
			3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * This file is subject to the terms and conditions of the GNU General Public
 | |
|  * License.  See the file "COPYING" in the main directory of this archive
 | |
|  * for more details.
 | |
|  *
 | |
|  * Copyright (C) 2011 by Kevin Cernekee (cernekee@gmail.com)
 | |
|  *
 | |
|  * Definitions for BMIPS processors
 | |
|  */
 | |
| #ifndef _ASM_BMIPS_H
 | |
| #define _ASM_BMIPS_H
 | |
| 
 | |
| #include <linux/compiler.h>
 | |
| #include <linux/linkage.h>
 | |
| #include <asm/addrspace.h>
 | |
| #include <asm/mipsregs.h>
 | |
| #include <asm/hazards.h>
 | |
| 
 | |
| /* NOTE: the CBR register returns a PA, and it can be above 0xff00_0000 */
 | |
| #define BMIPS_GET_CBR()			((void __iomem *)(CKSEG1 | \
 | |
| 					 (unsigned long) \
 | |
| 					 ((read_c0_brcm_cbr() >> 18) << 18)))
 | |
| 
 | |
| #define BMIPS_RAC_CONFIG		0x00000000
 | |
| #define BMIPS_RAC_ADDRESS_RANGE		0x00000004
 | |
| #define BMIPS_RAC_CONFIG_1		0x00000008
 | |
| #define BMIPS_L2_CONFIG			0x0000000c
 | |
| #define BMIPS_LMB_CONTROL		0x0000001c
 | |
| #define BMIPS_SYSTEM_BASE		0x00000020
 | |
| #define BMIPS_PERF_GLOBAL_CONTROL	0x00020000
 | |
| #define BMIPS_PERF_CONTROL_0		0x00020004
 | |
| #define BMIPS_PERF_CONTROL_1		0x00020008
 | |
| #define BMIPS_PERF_COUNTER_0		0x00020010
 | |
| #define BMIPS_PERF_COUNTER_1		0x00020014
 | |
| #define BMIPS_PERF_COUNTER_2		0x00020018
 | |
| #define BMIPS_PERF_COUNTER_3		0x0002001c
 | |
| #define BMIPS_RELO_VECTOR_CONTROL_0	0x00030000
 | |
| #define BMIPS_RELO_VECTOR_CONTROL_1	0x00038000
 | |
| 
 | |
| #define BMIPS_NMI_RESET_VEC		0x80000000
 | |
| #define BMIPS_WARM_RESTART_VEC		0x80000380
 | |
| 
 | |
| #define ZSCM_REG_BASE			0x97000000
 | |
| 
 | |
| #if !defined(__ASSEMBLY__)
 | |
| 
 | |
| #include <linux/cpumask.h>
 | |
| #include <asm/r4kcache.h>
 | |
| #include <asm/smp-ops.h>
 | |
| 
 | |
| extern const struct plat_smp_ops bmips43xx_smp_ops;
 | |
| extern const struct plat_smp_ops bmips5000_smp_ops;
 | |
| 
 | |
| static inline int register_bmips_smp_ops(void)
 | |
| {
 | |
| #if IS_ENABLED(CONFIG_CPU_BMIPS) && IS_ENABLED(CONFIG_SMP)
 | |
| 	switch (current_cpu_type()) {
 | |
| 	case CPU_BMIPS32:
 | |
| 	case CPU_BMIPS3300:
 | |
| 		return register_up_smp_ops();
 | |
| 	case CPU_BMIPS4350:
 | |
| 	case CPU_BMIPS4380:
 | |
| 		register_smp_ops(&bmips43xx_smp_ops);
 | |
| 		break;
 | |
| 	case CPU_BMIPS5000:
 | |
| 		register_smp_ops(&bmips5000_smp_ops);
 | |
| 		break;
 | |
| 	default:
 | |
| 		return -ENODEV;
 | |
| 	}
 | |
| 
 | |
| 	return 0;
 | |
| #else
 | |
| 	return -ENODEV;
 | |
| #endif
 | |
| }
 | |
| 
 | |
| extern char bmips_reset_nmi_vec;
 | |
| extern char bmips_reset_nmi_vec_end;
 | |
| extern char bmips_smp_movevec;
 | |
| extern char bmips_smp_int_vec;
 | |
| extern char bmips_smp_int_vec_end;
 | |
| 
 | |
| extern int bmips_smp_enabled;
 | |
| extern int bmips_cpu_offset;
 | |
| extern cpumask_t bmips_booted_mask;
 | |
| extern unsigned long bmips_tp1_irqs;
 | |
| 
 | |
| extern void bmips_ebase_setup(void);
 | |
| extern asmlinkage void plat_wired_tlb_setup(void);
 | |
| extern void bmips_cpu_setup(void);
 | |
| 
 | |
| static inline unsigned long bmips_read_zscm_reg(unsigned int offset)
 | |
| {
 | |
| 	unsigned long ret;
 | |
| 
 | |
| 	barrier();
 | |
| 	cache_op(Index_Load_Tag_S, ZSCM_REG_BASE + offset);
 | |
| 	__sync();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	ret = read_c0_ddatalo();
 | |
| 	_ssnop();
 | |
| 
 | |
| 	return ret;
 | |
| }
 | |
| 
 | |
| static inline void bmips_write_zscm_reg(unsigned int offset, unsigned long data)
 | |
| {
 | |
| 	write_c0_ddatalo(data);
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	cache_op(Index_Store_Tag_S, ZSCM_REG_BASE + offset);
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	_ssnop();
 | |
| 	barrier();
 | |
| }
 | |
| 
 | |
| #endif /* !defined(__ASSEMBLY__) */
 | |
| 
 | |
| #endif /* _ASM_BMIPS_H */
 |