forked from mirrors/linux
		
	 64856974a3
			
		
	
	
		64856974a3
		
	
	
	
	
		
			
			On the G12a, there is a new 'region' to handle the drive-strength.
This is optional since the older do not have this.
Fixes: 29ae0952e8 ("pinctrl: meson-g12a: add pinctrl driver support")
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
		
	
			
		
			
				
	
	
		
			163 lines
		
	
	
	
		
			4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			163 lines
		
	
	
	
		
			4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Pin controller and GPIO driver for Amlogic Meson SoCs
 | |
|  *
 | |
|  * Copyright (C) 2014 Beniamino Galvani <b.galvani@gmail.com>
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU General Public License
 | |
|  * version 2 as published by the Free Software Foundation.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License
 | |
|  * along with this program. If not, see <http://www.gnu.org/licenses/>.
 | |
|  */
 | |
| 
 | |
| #include <linux/gpio/driver.h>
 | |
| #include <linux/pinctrl/pinctrl.h>
 | |
| #include <linux/platform_device.h>
 | |
| #include <linux/regmap.h>
 | |
| #include <linux/types.h>
 | |
| 
 | |
| /**
 | |
|  * struct meson_pmx_group - a pinmux group
 | |
|  *
 | |
|  * @name:	group name
 | |
|  * @pins:	pins in the group
 | |
|  * @num_pins:	number of pins in the group
 | |
|  * @is_gpio:	whether the group is a single GPIO group
 | |
|  * @reg:	register offset for the group in the domain mux registers
 | |
|  * @bit		bit index enabling the group
 | |
|  * @domain:	index of the domain this group belongs to
 | |
|  */
 | |
| struct meson_pmx_group {
 | |
| 	const char *name;
 | |
| 	const unsigned int *pins;
 | |
| 	unsigned int num_pins;
 | |
| 	const void *data;
 | |
| };
 | |
| 
 | |
| /**
 | |
|  * struct meson_pmx_func - a pinmux function
 | |
|  *
 | |
|  * @name:	function name
 | |
|  * @groups:	groups in the function
 | |
|  * @num_groups:	number of groups in the function
 | |
|  */
 | |
| struct meson_pmx_func {
 | |
| 	const char *name;
 | |
| 	const char * const *groups;
 | |
| 	unsigned int num_groups;
 | |
| };
 | |
| 
 | |
| /**
 | |
|  * struct meson_reg_desc - a register descriptor
 | |
|  *
 | |
|  * @reg:	register offset in the regmap
 | |
|  * @bit:	bit index in register
 | |
|  *
 | |
|  * The structure describes the information needed to control pull,
 | |
|  * pull-enable, direction, etc. for a single pin
 | |
|  */
 | |
| struct meson_reg_desc {
 | |
| 	unsigned int reg;
 | |
| 	unsigned int bit;
 | |
| };
 | |
| 
 | |
| /**
 | |
|  * enum meson_reg_type - type of registers encoded in @meson_reg_desc
 | |
|  */
 | |
| enum meson_reg_type {
 | |
| 	REG_PULLEN,
 | |
| 	REG_PULL,
 | |
| 	REG_DIR,
 | |
| 	REG_OUT,
 | |
| 	REG_IN,
 | |
| 	NUM_REG,
 | |
| };
 | |
| 
 | |
| /**
 | |
|  * struct meson bank
 | |
|  *
 | |
|  * @name:	bank name
 | |
|  * @first:	first pin of the bank
 | |
|  * @last:	last pin of the bank
 | |
|  * @irq:	hwirq base number of the bank
 | |
|  * @regs:	array of register descriptors
 | |
|  *
 | |
|  * A bank represents a set of pins controlled by a contiguous set of
 | |
|  * bits in the domain registers. The structure specifies which bits in
 | |
|  * the regmap control the different functionalities. Each member of
 | |
|  * the @regs array refers to the first pin of the bank.
 | |
|  */
 | |
| struct meson_bank {
 | |
| 	const char *name;
 | |
| 	unsigned int first;
 | |
| 	unsigned int last;
 | |
| 	int irq_first;
 | |
| 	int irq_last;
 | |
| 	struct meson_reg_desc regs[NUM_REG];
 | |
| };
 | |
| 
 | |
| struct meson_pinctrl_data {
 | |
| 	const char *name;
 | |
| 	const struct pinctrl_pin_desc *pins;
 | |
| 	struct meson_pmx_group *groups;
 | |
| 	struct meson_pmx_func *funcs;
 | |
| 	unsigned int num_pins;
 | |
| 	unsigned int num_groups;
 | |
| 	unsigned int num_funcs;
 | |
| 	struct meson_bank *banks;
 | |
| 	unsigned int num_banks;
 | |
| 	const struct pinmux_ops *pmx_ops;
 | |
| 	void *pmx_data;
 | |
| };
 | |
| 
 | |
| struct meson_pinctrl {
 | |
| 	struct device *dev;
 | |
| 	struct pinctrl_dev *pcdev;
 | |
| 	struct pinctrl_desc desc;
 | |
| 	struct meson_pinctrl_data *data;
 | |
| 	struct regmap *reg_mux;
 | |
| 	struct regmap *reg_pullen;
 | |
| 	struct regmap *reg_pull;
 | |
| 	struct regmap *reg_gpio;
 | |
| 	struct regmap *reg_ds;
 | |
| 	struct gpio_chip chip;
 | |
| 	struct device_node *of_node;
 | |
| };
 | |
| 
 | |
| #define FUNCTION(fn)							\
 | |
| 	{								\
 | |
| 		.name = #fn,						\
 | |
| 		.groups = fn ## _groups,				\
 | |
| 		.num_groups = ARRAY_SIZE(fn ## _groups),		\
 | |
| 	}
 | |
| 
 | |
| #define BANK(n, f, l, fi, li, per, peb, pr, pb, dr, db, or, ob, ir, ib)	\
 | |
| 	{								\
 | |
| 		.name		= n,					\
 | |
| 		.first		= f,					\
 | |
| 		.last		= l,					\
 | |
| 		.irq_first	= fi,					\
 | |
| 		.irq_last	= li,					\
 | |
| 		.regs = {						\
 | |
| 			[REG_PULLEN]	= { per, peb },			\
 | |
| 			[REG_PULL]	= { pr, pb },			\
 | |
| 			[REG_DIR]	= { dr, db },			\
 | |
| 			[REG_OUT]	= { or, ob },			\
 | |
| 			[REG_IN]	= { ir, ib },			\
 | |
| 		},							\
 | |
| 	 }
 | |
| 
 | |
| #define MESON_PIN(x) PINCTRL_PIN(x, #x)
 | |
| 
 | |
| /* Common pmx functions */
 | |
| int meson_pmx_get_funcs_count(struct pinctrl_dev *pcdev);
 | |
| const char *meson_pmx_get_func_name(struct pinctrl_dev *pcdev,
 | |
| 				    unsigned selector);
 | |
| int meson_pmx_get_groups(struct pinctrl_dev *pcdev,
 | |
| 			 unsigned selector,
 | |
| 			 const char * const **groups,
 | |
| 			 unsigned * const num_groups);
 | |
| 
 | |
| /* Common probe function */
 | |
| int meson_pinctrl_probe(struct platform_device *pdev);
 |