forked from mirrors/linux
		
	 82500a810e
			
		
	
	
		82500a810e
		
	
	
	
	
		
			
			Set the proper bit in the configuration register when contextID tracing has been requested by user space. That way PE_CONTEXT elements are generated by the tracers when a process is installed on a CPU. Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org> Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com> Tested-by: Leo Yan <leo.yan@linaro.org> Tested-by: Robert Walker <robert.walker@arm.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
		
			
				
	
	
		
			36 lines
		
	
	
	
		
			989 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			36 lines
		
	
	
	
		
			989 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0 */
 | |
| /*
 | |
|  * Copyright(C) 2015 Linaro Limited. All rights reserved.
 | |
|  * Author: Mathieu Poirier <mathieu.poirier@linaro.org>
 | |
|  */
 | |
| 
 | |
| #ifndef _LINUX_CORESIGHT_PMU_H
 | |
| #define _LINUX_CORESIGHT_PMU_H
 | |
| 
 | |
| #define CORESIGHT_ETM_PMU_NAME "cs_etm"
 | |
| #define CORESIGHT_ETM_PMU_SEED  0x10
 | |
| 
 | |
| /* ETMv3.5/PTM's ETMCR config bit */
 | |
| #define ETM_OPT_CYCACC  12
 | |
| #define ETM_OPT_CTXTID	14
 | |
| #define ETM_OPT_TS      28
 | |
| #define ETM_OPT_RETSTK	29
 | |
| 
 | |
| /* ETMv4 CONFIGR programming bits for the ETM OPTs */
 | |
| #define ETM4_CFG_BIT_CYCACC	4
 | |
| #define ETM4_CFG_BIT_CTXTID	6
 | |
| #define ETM4_CFG_BIT_TS		11
 | |
| #define ETM4_CFG_BIT_RETSTK	12
 | |
| 
 | |
| static inline int coresight_get_trace_id(int cpu)
 | |
| {
 | |
| 	/*
 | |
| 	 * A trace ID of value 0 is invalid, so let's start at some
 | |
| 	 * random value that fits in 7 bits and go from there.  Since
 | |
| 	 * the common convention is to have data trace IDs be I(N) + 1,
 | |
| 	 * set instruction trace IDs as a function of the CPU number.
 | |
| 	 */
 | |
| 	return (CORESIGHT_ETM_PMU_SEED + (cpu * 2));
 | |
| }
 | |
| 
 | |
| #endif
 |