forked from mirrors/linux
		
	 5870970b9a
			
		
	
	
		5870970b9a
		
	
	
	
	
		
			
			When using VHE, the host needs to clear HCR_EL2.TGE bit in order to interact with guest TLBs, switching from EL2&0 translation regime to EL1&0. However, some non-maskable asynchronous event could happen while TGE is cleared like SDEI. Because of this address translation operations relying on EL2&0 translation regime could fail (tlb invalidation, userspace access, ...). Fix this by properly setting HCR_EL2.TGE when entering NMI context and clear it if necessary when returning to the interrupted context. Signed-off-by: Julien Thierry <julien.thierry@arm.com> Suggested-by: Marc Zyngier <marc.zyngier@arm.com> Reviewed-by: Marc Zyngier <marc.zyngier@arm.com> Reviewed-by: James Morse <james.morse@arm.com> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Will Deacon <will.deacon@arm.com> Cc: Marc Zyngier <marc.zyngier@arm.com> Cc: James Morse <james.morse@arm.com> Cc: linux-arch@vger.kernel.org Cc: stable@vger.kernel.org Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
		
			
				
	
	
		
			92 lines
		
	
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			92 lines
		
	
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0 */
 | |
| #ifndef LINUX_HARDIRQ_H
 | |
| #define LINUX_HARDIRQ_H
 | |
| 
 | |
| #include <linux/preempt.h>
 | |
| #include <linux/lockdep.h>
 | |
| #include <linux/ftrace_irq.h>
 | |
| #include <linux/vtime.h>
 | |
| #include <asm/hardirq.h>
 | |
| 
 | |
| 
 | |
| extern void synchronize_irq(unsigned int irq);
 | |
| extern bool synchronize_hardirq(unsigned int irq);
 | |
| 
 | |
| #if defined(CONFIG_TINY_RCU)
 | |
| 
 | |
| static inline void rcu_nmi_enter(void)
 | |
| {
 | |
| }
 | |
| 
 | |
| static inline void rcu_nmi_exit(void)
 | |
| {
 | |
| }
 | |
| 
 | |
| #else
 | |
| extern void rcu_nmi_enter(void);
 | |
| extern void rcu_nmi_exit(void);
 | |
| #endif
 | |
| 
 | |
| /*
 | |
|  * It is safe to do non-atomic ops on ->hardirq_context,
 | |
|  * because NMI handlers may not preempt and the ops are
 | |
|  * always balanced, so the interrupted value of ->hardirq_context
 | |
|  * will always be restored.
 | |
|  */
 | |
| #define __irq_enter()					\
 | |
| 	do {						\
 | |
| 		account_irq_enter_time(current);	\
 | |
| 		preempt_count_add(HARDIRQ_OFFSET);	\
 | |
| 		trace_hardirq_enter();			\
 | |
| 	} while (0)
 | |
| 
 | |
| /*
 | |
|  * Enter irq context (on NO_HZ, update jiffies):
 | |
|  */
 | |
| extern void irq_enter(void);
 | |
| 
 | |
| /*
 | |
|  * Exit irq context without processing softirqs:
 | |
|  */
 | |
| #define __irq_exit()					\
 | |
| 	do {						\
 | |
| 		trace_hardirq_exit();			\
 | |
| 		account_irq_exit_time(current);		\
 | |
| 		preempt_count_sub(HARDIRQ_OFFSET);	\
 | |
| 	} while (0)
 | |
| 
 | |
| /*
 | |
|  * Exit irq context and process softirqs if needed:
 | |
|  */
 | |
| extern void irq_exit(void);
 | |
| 
 | |
| #ifndef arch_nmi_enter
 | |
| #define arch_nmi_enter()	do { } while (0)
 | |
| #define arch_nmi_exit()		do { } while (0)
 | |
| #endif
 | |
| 
 | |
| #define nmi_enter()						\
 | |
| 	do {							\
 | |
| 		arch_nmi_enter();				\
 | |
| 		printk_nmi_enter();				\
 | |
| 		lockdep_off();					\
 | |
| 		ftrace_nmi_enter();				\
 | |
| 		BUG_ON(in_nmi());				\
 | |
| 		preempt_count_add(NMI_OFFSET + HARDIRQ_OFFSET);	\
 | |
| 		rcu_nmi_enter();				\
 | |
| 		trace_hardirq_enter();				\
 | |
| 	} while (0)
 | |
| 
 | |
| #define nmi_exit()						\
 | |
| 	do {							\
 | |
| 		trace_hardirq_exit();				\
 | |
| 		rcu_nmi_exit();					\
 | |
| 		BUG_ON(!in_nmi());				\
 | |
| 		preempt_count_sub(NMI_OFFSET + HARDIRQ_OFFSET);	\
 | |
| 		ftrace_nmi_exit();				\
 | |
| 		lockdep_on();					\
 | |
| 		printk_nmi_exit();				\
 | |
| 		arch_nmi_exit();				\
 | |
| 	} while (0)
 | |
| 
 | |
| #endif /* LINUX_HARDIRQ_H */
 |