forked from mirrors/linux
9ee195fd1b
When XPA mode is enabled the normally 32-bits MAAR pair registers are extended to be of 64-bits width as in pure 64-bits MIPS architecture. In this case the MAAR registers can enable the speculative loads/stores for addresses of up to 39-bits width. But in this case the process of the MAAR initialization changes a bit. The upper 32-bits of the registers are supposed to be accessed by mean of the dedicated instructions mfhc0/mthc0 and there is a CP0.MAAR.VH bit which should be set together with CP0.MAAR.VL as indication of the boundary validity. All of these peculiarities were taken into account in this commit so the speculative loads/stores would work when XPA mode is enabled. Co-developed-by: Alexey Malahov <Alexey.Malahov@baikalelectronics.ru> Signed-off-by: Alexey Malahov <Alexey.Malahov@baikalelectronics.ru> Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru> Cc: Thomas Bogendoerfer <tsbogend@alpha.franken.de> Cc: Paul Burton <paulburton@kernel.org> Cc: Ralf Baechle <ralf@linux-mips.org> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Rob Herring <robh+dt@kernel.org> Cc: linux-pm@vger.kernel.org Cc: devicetree@vger.kernel.org Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
127 lines
4.2 KiB
C
127 lines
4.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright (C) 2014 Imagination Technologies
|
|
* Author: Paul Burton <paul.burton@mips.com>
|
|
*/
|
|
|
|
#ifndef __MIPS_ASM_MIPS_MAAR_H__
|
|
#define __MIPS_ASM_MIPS_MAAR_H__
|
|
|
|
#include <asm/hazards.h>
|
|
#include <asm/mipsregs.h>
|
|
|
|
/**
|
|
* platform_maar_init() - perform platform-level MAAR configuration
|
|
* @num_pairs: The number of MAAR pairs present in the system.
|
|
*
|
|
* Platforms should implement this function such that it configures as many
|
|
* MAAR pairs as required, from 0 up to the maximum of num_pairs-1, and returns
|
|
* the number that were used. Any further MAARs will be configured to be
|
|
* invalid. The default implementation of this function will simply indicate
|
|
* that it has configured 0 MAAR pairs.
|
|
*
|
|
* Return: The number of MAAR pairs configured.
|
|
*/
|
|
unsigned platform_maar_init(unsigned num_pairs);
|
|
|
|
/**
|
|
* write_maar_pair() - write to a pair of MAARs
|
|
* @idx: The index of the pair (ie. use MAARs idx*2 & (idx*2)+1).
|
|
* @lower: The lowest address that the MAAR pair will affect. Must be
|
|
* aligned to a 2^16 byte boundary.
|
|
* @upper: The highest address that the MAAR pair will affect. Must be
|
|
* aligned to one byte before a 2^16 byte boundary.
|
|
* @attrs: The accessibility attributes to program, eg. MIPS_MAAR_S. The
|
|
* MIPS_MAAR_VL/MIPS_MAAR_VH attributes will automatically be set.
|
|
*
|
|
* Program the pair of MAAR registers specified by idx to apply the attributes
|
|
* specified by attrs to the range of addresses from lower to higher.
|
|
*/
|
|
static inline void write_maar_pair(unsigned idx, phys_addr_t lower,
|
|
phys_addr_t upper, unsigned attrs)
|
|
{
|
|
/* Addresses begin at bit 16, but are shifted right 4 bits */
|
|
BUG_ON(lower & (0xffff | ~(MIPS_MAAR_ADDR << 4)));
|
|
BUG_ON(((upper & 0xffff) != 0xffff)
|
|
|| ((upper & ~0xffffull) & ~(MIPS_MAAR_ADDR << 4)));
|
|
|
|
/* Automatically set MIPS_MAAR_VL */
|
|
attrs |= MIPS_MAAR_VL;
|
|
|
|
/*
|
|
* Write the upper address & attributes (both MIPS_MAAR_VL and
|
|
* MIPS_MAAR_VH matter)
|
|
*/
|
|
write_c0_maari(idx << 1);
|
|
back_to_back_c0_hazard();
|
|
write_c0_maar(((upper >> 4) & MIPS_MAAR_ADDR) | attrs);
|
|
back_to_back_c0_hazard();
|
|
#ifdef CONFIG_XPA
|
|
upper >>= MIPS_MAARX_ADDR_SHIFT;
|
|
writex_c0_maar(((upper >> 4) & MIPS_MAARX_ADDR) | MIPS_MAARX_VH);
|
|
back_to_back_c0_hazard();
|
|
#endif
|
|
|
|
/* Write the lower address & attributes */
|
|
write_c0_maari((idx << 1) | 0x1);
|
|
back_to_back_c0_hazard();
|
|
write_c0_maar((lower >> 4) | attrs);
|
|
back_to_back_c0_hazard();
|
|
#ifdef CONFIG_XPA
|
|
lower >>= MIPS_MAARX_ADDR_SHIFT;
|
|
writex_c0_maar(((lower >> 4) & MIPS_MAARX_ADDR) | MIPS_MAARX_VH);
|
|
back_to_back_c0_hazard();
|
|
#endif
|
|
}
|
|
|
|
/**
|
|
* maar_init() - initialise MAARs
|
|
*
|
|
* Performs initialisation of MAARs for the current CPU, making use of the
|
|
* platforms implementation of platform_maar_init where necessary and
|
|
* duplicating the setup it provides on secondary CPUs.
|
|
*/
|
|
extern void maar_init(void);
|
|
|
|
/**
|
|
* struct maar_config - MAAR configuration data
|
|
* @lower: The lowest address that the MAAR pair will affect. Must be
|
|
* aligned to a 2^16 byte boundary.
|
|
* @upper: The highest address that the MAAR pair will affect. Must be
|
|
* aligned to one byte before a 2^16 byte boundary.
|
|
* @attrs: The accessibility attributes to program, eg. MIPS_MAAR_S. The
|
|
* MIPS_MAAR_VL attribute will automatically be set.
|
|
*
|
|
* Describes the configuration of a pair of Memory Accessibility Attribute
|
|
* Registers - applying attributes from attrs to the range of physical
|
|
* addresses from lower to upper inclusive.
|
|
*/
|
|
struct maar_config {
|
|
phys_addr_t lower;
|
|
phys_addr_t upper;
|
|
unsigned attrs;
|
|
};
|
|
|
|
/**
|
|
* maar_config() - configure MAARs according to provided data
|
|
* @cfg: Pointer to an array of struct maar_config.
|
|
* @num_cfg: The number of structs in the cfg array.
|
|
* @num_pairs: The number of MAAR pairs present in the system.
|
|
*
|
|
* Configures as many MAARs as are present and specified in the cfg
|
|
* array with the values taken from the cfg array.
|
|
*
|
|
* Return: The number of MAAR pairs configured.
|
|
*/
|
|
static inline unsigned maar_config(const struct maar_config *cfg,
|
|
unsigned num_cfg, unsigned num_pairs)
|
|
{
|
|
unsigned i;
|
|
|
|
for (i = 0; i < min(num_cfg, num_pairs); i++)
|
|
write_maar_pair(i, cfg[i].lower, cfg[i].upper, cfg[i].attrs);
|
|
|
|
return i;
|
|
}
|
|
|
|
#endif /* __MIPS_ASM_MIPS_MAAR_H__ */
|